michaeljclark / rv8

Related projects ⓘ

Alternatives and complementary repositories for rv8

• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆594Updated last month
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆699Updated last week
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆387Updated 5 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,004Updated 2 months ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆459Updated 2 months ago
• rems-project / sail
  Sail architecture definition language
  ☆619Updated this week
• riscv-software-src / riscv-tests
  ☆898Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,746Updated last month
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆204Updated 8 months ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆422Updated 5 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆357Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆253Updated 3 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆461Updated last week
• riscvarchive / riscv-gcc
  ☆363Updated last year
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,448Updated last week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆497Updated last month
• riscv-non-isa / riscv-arch-test
  ☆516Updated last week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆458Updated last week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,029Updated last week
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆597Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆839Updated 3 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆436Updated 3 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆856Updated 4 years ago
• sifive / freedom-e-sdk
  Open Source Software for Developing on the Freedom E Platform - Deprecated
  ☆580Updated 4 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆247Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆624Updated this week
• sifive / freedom
  Source files for SiFive's Freedom platforms
  ☆1,114Updated 3 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆688Updated 3 months ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆366Updated 8 months ago