Alternatives and similar repositories for rv8:

Users that are interested in rv8 are comparing it to the libraries listed below

• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆734Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆614Updated last month
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆389Updated 5 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆425Updated 9 months ago
• riscv-software-src / riscv-tests
  ☆957Updated 3 weeks ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆265Updated 8 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,056Updated 3 weeks ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆478Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,371Updated last month
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆478Updated 4 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆710Updated 2 weeks ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,848Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆598Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆563Updated 7 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆523Updated last week
• rems-project / sail
  Sail architecture definition language
  ☆691Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,626Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆262Updated this week
• riscv-non-isa / riscv-arch-test
  ☆549Updated last week
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆441Updated 3 years ago
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,157Updated this week
• riscv / sail-riscv
  Sail RISC-V model
  ☆512Updated this week
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆322Updated 3 years ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆433Updated 11 months ago
• riscvarchive / riscv-gcc
  ☆369Updated last year
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,159Updated 2 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆863Updated 5 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,514Updated last week