Alternatives and similar repositories for rv8

Users that are interested in rv8 are comparing it to the libraries listed below

• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆664Updated 2 weeks ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆807Updated last week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆432Updated last year
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆387Updated 6 years ago
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆509Updated 11 months ago
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆270Updated last year
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆491Updated this week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆447Updated 4 years ago
• riscvarchive / riscv-gcc
  ☆371Updated 2 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,111Updated this week
• riscv / sail-riscv
  Sail RISC-V model
  ☆614Updated this week
• riscv-software-src / riscv-tests
  ☆1,069Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆720Updated last month
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆610Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated 2 years ago
• riscv-non-isa / riscv-arch-test
  ☆598Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆214Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆280Updated this week
• riscv-software-src / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆1,279Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,981Updated 5 months ago
• rems-project / sail
  Sail architecture definition language
  ☆793Updated this week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆872Updated 5 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• antonblanchard / microwatt
  A tiny Open POWER ISA softcore written in VHDL 2008
  ☆699Updated last week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆125Updated 2 years ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆483Updated last year
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,166Updated 2 years ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆392Updated 3 years ago