ReaLLMASIC / nanoGPT
The simplest, fastest repository for training/finetuning medium-sized GPTs.
☆24Updated last week
Alternatives and similar repositories for nanoGPT:
Users that are interested in nanoGPT are comparing it to the libraries listed below
- ☆14Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆156Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆121Updated 6 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆166Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆70Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆157Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- IC implementation of Systolic Array for TPU☆178Updated 3 months ago
- A verilog implementation for Network-on-Chip☆71Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆244Updated last week
- Vector processor for RISC-V vector ISA☆112Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆130Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 9 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆77Updated 5 years ago
- Simple cache design implementation in verilog☆43Updated last year
- ☆130Updated 2 years ago
- ☆27Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆136Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆63Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆12Updated 11 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆12Updated 8 months ago
- A Chisel RTL generator for network-on-chip interconnects☆182Updated 2 months ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆24Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- Home of the open-source EDA course.☆27Updated this week
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago