merledu / Google-Summer-of-CodeLinks
Project ideas list for Google Summer of Code.
☆15Updated 3 months ago
Alternatives and similar repositories for Google-Summer-of-Code
Users that are interested in Google-Summer-of-Code are comparing it to the libraries listed below
Sorting:
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- ☆30Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 3 weeks ago
- BlackParrot on Zynq☆41Updated 3 months ago
- An overview of TL-Verilog resources and projects☆80Updated 2 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆14Updated 3 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- ☆41Updated 3 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- ☆17Updated 2 years ago
- ☆16Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Generates a SystemVerilog assertion interface for a given SV RTL design☆17Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- ☆15Updated 2 years ago
- ☆17Updated 3 weeks ago
- Complete tutorial code.☆20Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆87Updated 3 months ago