Project ideas list for Google Summer of Code.
☆18Jan 28, 2026Updated 6 months ago
Alternatives and similar repositories for Google-Summer-of-Code
Users that are interested in Google-Summer-of-Code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- ☆19Aug 21, 2023Updated 2 years ago
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- ☆11May 31, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆36Jul 19, 2024Updated 2 years ago
- ☆13Jul 5, 2026Updated 3 weeks ago
- This software pack enables developers to develop and deploy neural networks on MCU-based systems for building smart sensing applications.…☆17Jul 30, 2024Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- ROS wrapper around the InertialSense serial protocol https://github.com/inertialsense/inertialsense_serial_protocol.git☆16Jul 1, 2022Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆11Jul 15, 2026Updated 2 weeks ago
- ☆16Jun 7, 2022Updated 4 years ago
- ☆19Jun 5, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 6 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- DEPRECATED: Please see official ROS node on [inertialsense](https://github.com/inertialsense/inertial_sense_ros)☆10Feb 24, 2021Updated 5 years ago
- ☆23Jul 6, 2026Updated 3 weeks ago
- This is the main repository for #100DaysOfAlgorithm Challenge. You can find FAQs and list of people taking the challenge.☆14Oct 11, 2020Updated 5 years ago
- As defined in Lubotzky, Philips and Sarnak☆10Oct 25, 2022Updated 3 years ago
- Application logging libraries with consistent semantics across c++, python, typescript, and go☆14Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆45Updated this week
- The project here contains the baseband simulation the satellite communication system with DVB-S standards.☆20Dec 14, 2019Updated 6 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 7 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆18Sep 15, 2020Updated 5 years ago
- Provides Gif support in Julia using LibGif☆12Aug 3, 2025Updated 11 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Jun 26, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆11Apr 16, 2026Updated 3 months ago
- ☆21Mar 19, 2024Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110Updated this week
- Matrix Product State algorithm for computing characters of the symmetric group S_n☆11Sep 26, 2025Updated 10 months ago
- Efficient RAG knowledge pack creator from online Julia documentation☆13Nov 18, 2024Updated last year
- An `AbstractTestSet` implementation and a helper macro for test execution with auto discovery and a neater test summary.☆11Dec 6, 2024Updated last year
- ☆15Oct 7, 2020Updated 5 years ago