merledu / Google-Summer-of-Code
Project ideas list for Google Summer of Code.
☆11Updated 11 months ago
Alternatives and similar repositories for Google-Summer-of-Code:
Users that are interested in Google-Summer-of-Code are comparing it to the libraries listed below
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆27Updated last year
- ☆16Updated last year
- Complete tutorial code.☆15Updated 8 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 4 months ago
- ☆16Updated 2 years ago
- ☆11Updated last week
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆35Updated 2 years ago
- ☆40Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆31Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆34Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆34Updated 6 months ago
- ☆11Updated 6 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆13Updated 11 months ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆44Updated last week
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆52Updated 9 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆57Updated last month
- Architectural design of data router in verilog☆28Updated 5 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆21Updated 6 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆13Updated 9 months ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated last year
- ☆15Updated 6 months ago