Project ideas list for Google Summer of Code.
☆18Jan 28, 2026Updated 9 months ago
Alternatives and similar repositories for Google-Summer-of-Code
Users that are interested in Google-Summer-of-Code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- ☆13Jul 5, 2026Updated 4 months ago
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Updated this week
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆39Jul 19, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆16Jun 7, 2022Updated 4 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- FPGA Tetris written in Verilog☆16Apr 26, 2018Updated 8 years ago
- 100 Days of RTL☆429Aug 15, 2024Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- ☆24Jul 6, 2026Updated 4 months ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- Dr Sparsh's lecture slides on RISC-V ISA☆23Jun 9, 2025Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- An overview of TL-Verilog resources and projects☆92Updated this week
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Complete tutorial code.☆25Apr 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated 2 weeks ago
- Jupyter Notebooks for introductory quantum computing course☆16Jul 25, 2025Updated last year
- Delightful JavaScript Testing.☆10Apr 6, 2023Updated 3 years ago
- Application logging libraries with consistent semantics across c++, python, typescript, and go☆14Updated this week
- A flexible and scalable development platform for modern FPGA projects.☆48Updated this week
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated 2 years ago
- As defined in Lubotzky, Philips and Sarnak☆11Oct 25, 2022Updated 4 years ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 8 years ago
- Lie algebraic analysis of quantum circuits.☆12Sep 16, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Notebooks that accompany MLSA workshops.☆10Mar 12, 2020Updated 6 years ago
- Provides Gif support in Julia using LibGif☆12Aug 3, 2025Updated last year
- SAT Competition 2024☆11Aug 28, 2024Updated 2 years ago
- zero-dimensional arrays/references/boxes for Julia. Ref-killer☆10Nov 24, 2025Updated 11 months ago
- ☆21Mar 19, 2024Updated 2 years ago