wd5gnr / verifla
Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
☆31Updated 5 years ago
Related projects: ⓘ
- verilog core for ws2812 leds☆29Updated 2 years ago
- Simplified environment for litex☆13Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆27Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- ☆25Updated 5 years ago
- ☆24Updated this week
- CRUVI Standard Specifications☆17Updated 4 months ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- PMOD boards for ULX3S☆39Updated last year
- ☆22Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆36Updated 3 years ago
- Low-cost ECP5 FPGA development board☆75Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆65Updated last year
- ☆20Updated this week
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆36Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Updated 2 months ago
- Notes for Colorlight-5A-75B.☆41Updated 4 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆17Updated 6 years ago
- Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display☆27Updated 9 years ago