mattvenn / gtkwave-python-filter-processLinks
☆34Updated 4 years ago
Alternatives and similar repositories for gtkwave-python-filter-process
Users that are interested in gtkwave-python-filter-process are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- assorted library of utility cores for amaranth HDL☆100Updated last year
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆47Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆119Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆53Updated this week
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆111Updated last month
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆53Updated 3 weeks ago
- ☆89Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- ☆14Updated 3 years ago
- Nitro USB FPGA core☆86Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- ☆139Updated last week
- sample VCD files☆40Updated last month
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Updated 2 years ago