mattvenn / gtkwave-python-filter-processLinks
☆34Updated 4 years ago
Alternatives and similar repositories for gtkwave-python-filter-process
Users that are interested in gtkwave-python-filter-process are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆43Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- ☆85Updated 2 weeks ago
- FuseSoC standard core library☆147Updated 5 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Virtual Development Board☆62Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆137Updated 10 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- Nitro USB FPGA core☆86Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ☆14Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆62Updated last month
- Wishbone interconnect utilities☆42Updated 8 months ago
- ☆22Updated 3 years ago
- Small footprint and configurable SPI core☆45Updated 2 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago