mattvenn / gtkwave-python-filter-processLinks
☆34Updated 4 years ago
Alternatives and similar repositories for gtkwave-python-filter-process
Users that are interested in gtkwave-python-filter-process are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆51Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆134Updated 7 months ago
- ☆14Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆79Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- Naive Educational RISC V processor☆85Updated 3 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago