Delta Sigma DAC FPGA
☆47Feb 21, 2025Updated last year
Alternatives and similar repositories for Delta-Sigma-DAC-Verilog
Users that are interested in Delta-Sigma-DAC-Verilog are comparing it to the libraries listed below
Sorting:
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆62Jan 12, 2021Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Apr 11, 2022Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆34May 28, 2021Updated 4 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- FPGA-Based USB-Input Audio Digital to Analogue Converter☆17Jun 11, 2021Updated 4 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Gate array reverse engineering☆29Dec 28, 2025Updated 2 months ago
- ☆15Jun 30, 2025Updated 8 months ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- USB Type-C Power Delivery FPGA☆29Sep 25, 2022Updated 3 years ago
- 24-bit Stereo Audio DAC for Raspberry Pi☆58Jan 27, 2020Updated 6 years ago
- ☆17Aug 21, 2023Updated 2 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- A BSD-licensed YM2612/3438 cycle-accurate Verilog core based on die shots☆17May 17, 2024Updated last year
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆40Oct 3, 2025Updated 5 months ago
- Time domain reflectometer. Includes Hardware, firmware and GUI in Octave. Also a diploma thesis.☆24Nov 23, 2021Updated 4 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆17Nov 12, 2024Updated last year
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Dec 14, 2022Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆16Nov 6, 2018Updated 7 years ago
- 基于CT7601与STC8H8K64U的USB小型耳机放大器☆21Jun 16, 2024Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- Collection of projects for various FPGA development boards☆48May 13, 2024Updated last year
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Apr 16, 2023Updated 2 years ago
- USB Audio to DSP to SPDIF☆19Jan 17, 2017Updated 9 years ago
- ☆12May 21, 2024Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Mar 4, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 5 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆65Sep 2, 2025Updated 6 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Jul 20, 2023Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆76Dec 7, 2020Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- TinyTapeout-02 submission repository☆28Mar 27, 2024Updated last year
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- ☆74Jun 11, 2020Updated 5 years ago