briansune / Delta-Sigma-DAC-VerilogLinks
Delta Sigma DAC FPGA
☆42Updated 4 months ago
Alternatives and similar repositories for Delta-Sigma-DAC-Verilog
Users that are interested in Delta-Sigma-DAC-Verilog are comparing it to the libraries listed below
Sorting:
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- USB serial device (CDC-ACM)☆39Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆51Updated 3 weeks ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- ☆45Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆57Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆21Updated 3 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated last year
- A collection of phase locked loop (PLL) related projects☆107Updated last year
- A series of CORDIC related projects☆110Updated 8 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆17Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- MIPI DSI controller☆76Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year