briansune / Delta-Sigma-DAC-Verilog
Delta Sigma DAC FPGA
☆28Updated 7 months ago
Related projects: ⓘ
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆26Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆49Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆51Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆44Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 5 months ago
- USB Full Speed PHY☆38Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆24Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆31Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆19Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆74Updated 4 years ago
- Wishbone interconnect utilities☆34Updated 3 months ago
- USB serial device (CDC-ACM)☆31Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆25Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆70Updated 3 years ago
- Portable HyperRAM controller☆47Updated last month
- Demo projects for various Kintex FPGA boards☆43Updated 3 months ago
- ☆42Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆21Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- A tiny example of PCM to PDM pipeline on FPGA☆17Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- VHDL Modules☆23Updated 9 years ago
- Collection of projects for various FPGA development boards☆39Updated 4 months ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆15Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆26Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆39Updated 10 months ago