Delta Sigma DAC FPGA
☆47Feb 21, 2025Updated last year
Alternatives and similar repositories for Delta-Sigma-DAC-Verilog
Users that are interested in Delta-Sigma-DAC-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆90Apr 11, 2022Updated 4 years ago
- FPGA-Based USB-Input Audio Digital to Analogue Converter☆18Jun 11, 2021Updated 5 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆37May 28, 2021Updated 5 years ago
- 24-bit Stereo Audio DAC for Raspberry Pi☆61Jan 27, 2020Updated 6 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Cheapest UAC2 using STM32F407+USB3300☆20Feb 26, 2025Updated last year
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- Small C library for digital filtering☆10Apr 21, 2017Updated 9 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 7 years ago
- USB serial device (CDC-ACM)☆49Jun 28, 2020Updated 6 years ago
- USB Type-C Power Delivery FPGA☆34Apr 24, 2026Updated 6 months ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FIR filter implementation☆29Mar 19, 2020Updated 6 years ago
- picorv32_soc, simulation env, FPGA, boot code, RTOS☆18Nov 6, 2018Updated 8 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 3 months ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 8 years ago
- An Inventory of mostly open-source Soft Core Processors. Although many have FPGA stats, many do not.☆10Oct 12, 2026Updated 3 weeks ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- A loader to bypass firmware flashing authentication on cloned Amanero Combo384 USB card☆16Mar 16, 2026Updated 7 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆45Apr 11, 2024Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆95May 15, 2021Updated 5 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- ☆36Apr 13, 2022Updated 4 years ago
- ☆83Jun 11, 2020Updated 6 years ago
- ☆15Oct 22, 2023Updated 3 years ago
- PCM16bitInt~64bitFloat/44.1kHz~768kHz to DSD64-DSD2048☆34Feb 13, 2020Updated 6 years ago
- Improved multislope ADC☆44Jul 11, 2026Updated 3 months ago
- A high-performance DIY audio DAC☆23Aug 16, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- ☆16May 4, 2021Updated 5 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Cascaded IIR filter library for DSP applications☆11Mar 8, 2019Updated 7 years ago