briansune / Delta-Sigma-DAC-Verilog
Delta Sigma DAC FPGA
☆30Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for Delta-Sigma-DAC-Verilog
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆15Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆28Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- Audio controller (I2S, SPDIF, DAC)☆80Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆34Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- VHDL Modules☆23Updated 9 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆71Updated 7 months ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆38Updated 4 months ago
- A tiny example of PCM to PDM pipeline on FPGA☆17Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆20Updated 2 years ago
- Extensible FPGA control platform☆54Updated last year
- Digital FM Radio Receiver for FPGA☆60Updated 8 years ago
- Time to Digital Converter (TDC)☆28Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- ☆16Updated 2 years ago
- This project demonstrates DSP capabilities of Terasic DE2-115☆27Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago