martinferianc / relaxLinks
π€ Relaxation labelling to refine edge detection π€
β11Updated 5 years ago
Alternatives and similar repositories for relax
Users that are interested in relax are comparing it to the libraries listed below
Sorting:
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)β20Updated 6 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)β12Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.β60Updated 2 years ago
- Simulation of Advanced Neuromorphic Architectures for Fast Explorationβ17Updated this week
- β30Updated 8 months ago
- β11Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open sourceβ138Updated 9 months ago
- Fast inference of Boosted Decision Trees in FPGAsβ55Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integrationβ23Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTLβ88Updated 5 years ago
- System Verilog code describing a fully combinational binarized neural network.β34Updated 7 years ago
- This is a collection of works and information on neuromorphic/ neuro-inspired computing.β16Updated 5 years ago
- Verilator open-source SystemVerilog simulator and lint systemβ39Updated last week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support β¦β46Updated 10 months ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.β14Updated 7 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architecturesβ26Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Acceleratorβ¦β24Updated 5 years ago
- β58Updated 5 years ago
- Next generation CGRA generatorβ112Updated this week
- IC implementation of TPUβ128Updated 5 years ago
- Library of approximate arithmetic circuitsβ55Updated 2 years ago
- A repository containing homework labs for CSE548β40Updated 8 years ago
- Logic synthesis and ABC based optimizationβ49Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.β216Updated 6 years ago
- umbrella project helps you to build up onnc from scratchβ24Updated 3 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computingβ140Updated 5 years ago
- β83Updated last year
- A Library of Chisel3 Tools for Digital Signal Processingβ236Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices settβ¦β45Updated 5 years ago
- A Python based netlist parser, including Verilog and SPICEβ10Updated 9 years ago