abbas-rahimi / HDC-Language-RecognitionLinks
Hyperdimensional computing for language recognition: Matlab and RTL implementations
☆35Updated 8 years ago
Alternatives and similar repositories for HDC-Language-Recognition
Users that are interested in HDC-Language-Recognition are comparing it to the libraries listed below
Sorting:
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated 2 months ago
- Library of approximate arithmetic circuits☆54Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- ☆11Updated 7 years ago
- ☆59Updated last month
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆27Updated 3 years ago
- ☆58Updated 5 years ago
- ☆94Updated 11 months ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆37Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆10Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆46Updated last month
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- ☆35Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆138Updated last week
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆96Updated last month
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆16Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- A heterogeneous accelerator-centric compute cluster☆17Updated this week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago