Hyperdimensional computing for language recognition: Matlab and RTL implementations
☆36Jan 28, 2017Updated 9 years ago
Alternatives and similar repositories for HDC-Language-Recognition
Users that are interested in HDC-Language-Recognition are comparing it to the libraries listed below
Sorting:
- ☆12Jul 24, 2018Updated 7 years ago
- Hyperdimensional Computing for Electromyography-based Hand Gesture Recognition☆18Mar 18, 2017Updated 8 years ago
- ☆15Mar 18, 2025Updated 11 months ago
- Hyperdimensional computing to classify EEG error-related potentials for an application in noninvasive brain-computer interfaces☆17Mar 1, 2017Updated 9 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- ☆13May 10, 2018Updated 7 years ago
- Hyperdimensional computing explained and demonstrated☆30Aug 22, 2021Updated 4 years ago
- ☆18Aug 18, 2019Updated 6 years ago
- Collection of Hyperdimensional Computing Projects☆377Apr 9, 2022Updated 3 years ago
- Torchhd is a Python library for Hyperdimensional Computing and Vector Symbolic Architectures☆361Jun 19, 2025Updated 8 months ago
- ☆12Apr 6, 2025Updated 11 months ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- This codes presents examples of constructing primitives for data structures with Hyperdimensional Computing/Vector Symbolic Architectures☆15Jun 4, 2021Updated 4 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆18Nov 18, 2024Updated last year
- Synthesis tool for stochastic computing☆22Sep 4, 2019Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- Scripts for training neural networks resistant to photon shot noise with quantization-aware training, together with the code for simulati…☆19Jan 31, 2022Updated 4 years ago
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆23Jun 10, 2023Updated 2 years ago
- An automated HDC platform☆11Feb 28, 2026Updated last week
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆29Sep 12, 2025Updated 5 months ago
- Hyperdimensional Computing Library for building Vector-Symbolic Architectures in Python 3☆28Feb 26, 2026Updated last week
- This project is to design yolo AI accelerator in verilog HDL.☆34Oct 8, 2024Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Jul 19, 2024Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- Stochastic Computing for Deep Neural Networks☆33Nov 25, 2020Updated 5 years ago
- A macrospin simulation tool for nanoparticles☆12Dec 4, 2024Updated last year
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Accelerator for Hyperdimensional Computing (HDC)☆35May 5, 2024Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- Harnessing FABRIC for Scalable Human Genome Sequence Analysis☆12Feb 7, 2026Updated last month
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago