abbas-rahimi / HDC-Language-RecognitionLinks
Hyperdimensional computing for language recognition: Matlab and RTL implementations
☆37Updated 8 years ago
Alternatives and similar repositories for HDC-Language-Recognition
Users that are interested in HDC-Language-Recognition are comparing it to the libraries listed below
Sorting:
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he …☆95Updated last month
- Verilog and Python drivers and APIs for Neurram 48-core chip☆42Updated 3 years ago
- ☆53Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆13Updated 7 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆75Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- ☆20Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆175Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆17Updated 2 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- Fully opensource spiking neural network accelerator☆162Updated 2 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆10Updated 4 years ago
- ☆20Updated 4 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆64Updated last year
- ☆30Updated 3 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆38Updated 4 months ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago