abbas-rahimi / HDC-Language-RecognitionLinks
Hyperdimensional computing for language recognition: Matlab and RTL implementations
☆37Updated 8 years ago
Alternatives and similar repositories for HDC-Language-Recognition
Users that are interested in HDC-Language-Recognition are comparing it to the libraries listed below
Sorting:
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆81Updated 2 weeks ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆72Updated 3 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆170Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆42Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆171Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆51Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- From Pytorch model to C++ for Vitis HLS☆18Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- ☆13Updated 7 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆60Updated last year
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Updated 4 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆10Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆15Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆73Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆16Updated last month
- CrossSim: accuracy simulation of analog in-memory computing☆180Updated 7 months ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆217Updated 4 years ago
- ☆28Updated 3 years ago