Alternatives and similar repositories for HDC-Language-Recognition:

Users that are interested in HDC-Language-Recognition are comparing it to the libraries listed below

• neurosim / NeuroSim
  Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…
  ☆34Updated last month
• neurosim / 3D_NeuroSim_V1.0
  Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration
  ☆22Updated 3 years ago
• eardbi / hd-vhdl-library
  ☆10Updated 6 years ago
• akdimitri / RRAM_COMPILER
  This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…
  ☆65Updated 2 years ago
• booniebears / CoMN
  ☆16Updated 11 months ago
• fabio-montagna / PULP-HD
  ☆11Updated 6 years ago
• RotemBenHur / SIMPLE-MAGIC
  SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
  ☆14Updated 5 years ago
• sjduan / LeHDC
  ☆13Updated 3 weeks ago
• eva-cam / EvaCAM
  ☆10Updated this week
• neurosim / DNN_NeuroSim_V2.0
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆48Updated 3 years ago
• ECASLab / hls-fpga-accelerators
  Collection of kernel accelerators optimised for LLM execution
  ☆16Updated 3 weeks ago
• ChFrenkel / tinyODIN
  tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆54Updated 2 years ago
• pierpaolomori / SemanticSegmentationFPGA
  ☆11Updated 2 years ago
• pulp-platform / sne
  ☆18Updated 2 years ago
• Linger0 / SRAM-Compute-In-Memory
  A collection of research papers on SRAM-based compute-in-memory architectures.
  ☆28Updated last year
• smilies-polito / Spiker
  ☆17Updated 2 months ago
• ChFrenkel / ReckOn
  ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
  ☆82Updated 3 years ago
• jeshraghian / ESSCIRC23-os-neuromorphic-tutorial
  Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.
  ☆23Updated last year
• arkhodamoradi / s2n2
  ☆17Updated 4 years ago
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆55Updated 3 years ago
• Intelligent-Microsystems-Lab / QuantizedLSTM
  Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).
  ☆14Updated 4 years ago
• neurosim / DNN_NeuroSim_V1.4
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆61Updated last month
• nikitabuzov / SpikingNeuralNet
  Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons
  ☆15Updated 4 years ago
• UA-RCL / RANC
  ☆46Updated last year
• weierwan / Neurram_48core
  Verilog and Python drivers and APIs for Neurram 48-core chip
  ☆36Updated 2 years ago
• os-hxfan / BayesNN_FPGA
  FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
  ☆23Updated last year
• open-neuromorphic / fpga-snntorch
  Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.
  ☆45Updated last year
• neurosim / DNN_NeuroSim_V1.3
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆67Updated last year
• adamsolomou / SC-DNN
  Stochastic Computing for Deep Neural Networks
  ☆31Updated 4 years ago
• ehw-fit / evoapproxlib
  Library of approximate arithmetic circuits
  ☆52Updated 2 years ago