martinferianc / C90Compiler-EIE2Links
C90 to MIPS I Compiler done as a coursework for EE2-15
☆16Updated 6 years ago
Alternatives and similar repositories for C90Compiler-EIE2
Users that are interested in C90Compiler-EIE2 are comparing it to the libraries listed below
Sorting:
- The source code of "Bingo Spatial Data Prefetcher" paper, which is accepted in HPCA 2019.☆29Updated 4 years ago
- 🔮 Mastermind puzzle solver using Genetic Algorithm and Grid Search for optimization☆13Updated 2 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Updated last year
- Research compiler based on algorithmic skeletons☆22Updated 11 years ago
- RPG battle system, this game was built for a YouTube tutorial.☆11Updated 5 years ago
- CGRA Compilation Framework☆89Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 4 months ago
- DATuner Repository☆17Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Tracking Of Agent (actions and belief) and Spatio-TEmporal Reasoning☆14Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆14Updated last week
- A NEAT library in Python☆14Updated 3 years ago
- Lightweight Chisel template☆13Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆15Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- C++ header-only exact synthesis library☆18Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- ☆17Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month