Alternatives and similar repositories for C90Compiler-EIE2

Users that are interested in C90Compiler-EIE2 are comparing it to the libraries listed below

• martinferianc / relax
  💤 Relaxation labelling to refine edge detection 💤
  ☆11Updated 5 years ago
• martinferianc / Robotics-EIE3
  Robotics assignments done as a coursework for CO333
  ☆12Updated 5 years ago
• UofT-HPRC / galapagos
  ☆14Updated this week
• RotemBenHur / SIMPLE-MAGIC
  SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC
  ☆14Updated 5 years ago
• EEESlab / combinational-bnn
  System Verilog code describing a fully combinational binarized neural network.
  ☆34Updated 6 years ago
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆34Updated 4 years ago
• ehw-fit / evoapproxlib
  Library of approximate arithmetic circuits
  ☆55Updated 2 years ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆31Updated last year
• awai54st / LUTNet
  ☆58Updated 5 years ago
• kmanev / ZynqUSp-AXI-Speedtest
  ☆14Updated 5 years ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• kiabuzz / CompressedLUT
  A tool to generate optimized hardware files for univariate functions.
  ☆29Updated last year
• os-hxfan / Static_BFP_HW
  This repository contains the hardware implementation for Static BFP convolution on FPGA
  ☆10Updated 5 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆25Updated last year
• hkust-zhiyao / APPLE
  A circuit-element level explainer to explain machine learning model's prediction on chip layouts.
  ☆19Updated last year
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• vaughnbetz / COFFE
  ☆42Updated 9 months ago
• kayaleitner / FPGA_MNIST
  ☆10Updated 2 years ago
• jeshraghian / snn-accelerator
  ☆25Updated 3 years ago
• UA-RCL / RANC
  ☆47Updated last year
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 4 years ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆31Updated 8 months ago
• icgrp / prflow_nested_dfx
  Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)
  ☆14Updated last year
• Kareem-Emad / DCNN-Accelerator
  Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.
  ☆12Updated 6 years ago
• sherylll / lenet5-accelerator
  FPGA and GPU acceleration of LeNet5
  ☆34Updated 5 years ago
• akilm / FPU-IEEE-754
  Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…
  ☆57Updated 10 months ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆41Updated 9 months ago
• taneroksuz / mult-tree
  Wallace and Dadda tree multiplier generator in vhdl and verilog
  ☆12Updated 6 months ago
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 5 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year