martinferianc / Robotics-EIE3
Robotics assignments done as a coursework for CO333
☆12Updated 5 years ago
Alternatives and similar repositories for Robotics-EIE3:
Users that are interested in Robotics-EIE3 are comparing it to the libraries listed below
- 💤 Relaxation labelling to refine edge detection 💤☆11Updated 5 years ago
- The GitHub webhooks you deserve github-webhooks, vibe-coding☆43Updated this week
- C90 to MIPS I Compiler done as a coursework for EE2-15☆16Updated 5 years ago
- ☆16Updated this week
- Convert C files into Verilog☆16Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Model zoo for the Quantized ONNX (QONNX) model format☆12Updated 2 months ago
- ☆12Updated last year
- ☆14Updated 2 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- Wrapper for ETH Ariane Core☆19Updated last month
- The purpose of the repo is to support CORE-V Wally architectural verification☆11Updated this week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆15Updated 4 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆18Updated 7 years ago
- sram/rram/mram.. compiler☆33Updated last year
- Business Rule Engine Hardware Accelerator☆13Updated 4 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Updated 6 years ago
- Hardware Description Language Translator☆16Updated this week
- ☆10Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Emotiv connector for Matlab☆15Updated 4 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆19Updated 11 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- ☆13Updated last month
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆11Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11Updated 7 years ago
- Highly-optimized spatially and temporally-blocked implementation of Diffusion 2D and 3D stencils for Intel FPGAs using OpenCL☆12Updated last year
- Collection of Papers and Trials on Deep Learning to aid EE design☆44Updated 4 years ago