xman / sgpositpy
Probably correct posit prototype for python
☆17Updated 5 years ago
Alternatives and similar repositories for sgpositpy:
Users that are interested in sgpositpy are comparing it to the libraries listed below
- A Deep Learning Framework for the Posit Number System☆27Updated 6 months ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- PACoGen: Posit Arithmetic Core Generator☆68Updated 5 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆54Updated 3 weeks ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Updated 2 years ago
- Example for running IREE in a bare-metal Arm environment.☆29Updated last month
- ☆23Updated 2 weeks ago
- ☆40Updated 3 years ago
- materials available to the public☆24Updated 2 months ago
- Declarative MLIR compilers in Python!☆33Updated 4 years ago
- posit (unum type III) integrated Numpy☆14Updated 6 years ago
- Drop-in replacement for IEEE Float☆41Updated 4 years ago
- ☆20Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 7 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 10 months ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆45Updated this week
- RISC-V emulator in python☆53Updated 7 months ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- Universal number Posit HDL Arithmetic Architecture generator☆55Updated 5 years ago
- Debuggable hardware generator☆67Updated 2 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- Library to plot integer sets and maps☆49Updated 8 years ago
- Code generation tool to generate mathematical libraries☆55Updated 11 months ago
- This is a repository for logarithmic Functional Units☆16Updated 2 years ago
- Verilog AST☆21Updated last year
- ☆25Updated 2 years ago
- Chunky Loop Interaction☆23Updated 5 years ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago