Alternatives and similar repositories for libposit

Users that are interested in libposit are comparing it to the libraries listed below

• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• eruffaldi / cppPosit
  c++ posit implementation
  ☆44Updated 2 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆28Updated 9 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated last week
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆52Updated 5 months ago
• P3109 / Public
  materials available to the public
  ☆27Updated last month
• trolando / lace
  Lace - implementation of work-stealing in C
  ☆53Updated 3 weeks ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆64Updated 5 months ago
• twest820 / AVX-512
  AVX-512 documentation beyond what Intel provides
  ☆55Updated last year
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆90Updated last year
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated last month
• OpenCilk / cheetah
  Source for the OpenCilk runtime system, based on Cheetah.
  ☆22Updated 2 months ago
• stillwater-sc / universal
  Large collection of number systems providing custom arithmetic for mixed-precision algorithm development and optimization for AI, Machine…
  ☆460Updated last week
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆34Updated last month
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆97Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• synogate / gatery
  Gatery, a library for circuit design.
  ☆21Updated 8 months ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆65Updated 7 months ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 3 months ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆163Updated 2 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆36Updated 2 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆44Updated this week
• msoeken / alice
  C++ command shell library
  ☆53Updated 11 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆47Updated last year