Alternatives and similar repositories for libposit

Users that are interested in libposit are comparing it to the libraries listed below

• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• eruffaldi / cppPosit
  c++ posit implementation
  ☆44Updated 2 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆95Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• synogate / gatery
  Gatery, a library for circuit design.
  ☆20Updated 8 months ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆10Updated 8 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated this week
• Anding / N.I.G.E.-Machine
  A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…
  ☆28Updated 8 months ago
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆52Updated 4 months ago
• P3109 / Public
  materials available to the public
  ☆27Updated last week
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated 10 months ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 4 years ago
• MaartenBaert / xormix
  A hardware-optimized high-quality pseudorandom number generator
  ☆36Updated last month
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• DNA-and-Natural-Algorithms-Group / peppercornenumerator
  domain-level nucleic acid reaction enumeration
  ☆9Updated last year
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• tomhea / farray
  Initialize / Fill C++ array fast - O(1) time with only 1 extra bit of memory.
  ☆30Updated 2 years ago
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆50Updated 8 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• trolando / lace
  Lace - implementation of work-stealing in C
  ☆52Updated this week
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆75Updated 6 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆64Updated 5 months ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆99Updated 5 months ago
• libcg / bfp
  Beyond Floating Point - Posit C/C++ implementation
  ☆296Updated last year
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆34Updated 10 years ago