malkadi / FGPU_IPython
☆23Updated 6 years ago
Related projects: ⓘ
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago
- Verilog library for implementing neural networks.☆24Updated 10 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆38Updated 2 years ago
- ☆42Updated 2 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆29Updated 6 years ago
- ☆43Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆32Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- ☆63Updated 2 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- HLS branch of Halide☆76Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆53Updated 4 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Networking Overlay on PYNQ☆44Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- A multi-board Extended Kalman Filter (EKF)☆28Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- ☆82Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆44Updated 4 years ago
- verilog CNN generator for FPGA☆32Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 6 years ago
- ☆65Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago