malkadi / FGPU_IPythonLinks
☆26Updated 7 years ago
Alternatives and similar repositories for FGPU_IPython
Users that are interested in FGPU_IPython are comparing it to the libraries listed below
Sorting:
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Caffe to VHDL☆68Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 8 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆61Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- ☆83Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- ☆110Updated 7 years ago
- ☆46Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- ☆88Updated 2 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- ☆67Updated 2 years ago
- Verilog library for implementing neural networks.☆26Updated 11 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- CNN accelerator☆28Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 8 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago