malkadi / FGPU_IPythonLinks
☆24Updated 7 years ago
Alternatives and similar repositories for FGPU_IPython
Users that are interested in FGPU_IPython are comparing it to the libraries listed below
Sorting:
- ☆84Updated 4 years ago
- ☆44Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- ☆66Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆88Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆35Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- Verilog library for implementing neural networks.☆26Updated 10 years ago
- ☆56Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago