malkadi / FGPU_IPythonLinks
☆25Updated 7 years ago
Alternatives and similar repositories for FGPU_IPython
Users that are interested in FGPU_IPython are comparing it to the libraries listed below
Sorting:
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆83Updated 5 years ago
- Caffe to VHDL☆68Updated 5 years ago
- ☆46Updated 5 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Verilog library for implementing neural networks.☆26Updated 11 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- ☆63Updated 6 years ago