malkadi / FGPU_IPythonLinks
☆24Updated 7 years ago
Alternatives and similar repositories for FGPU_IPython
Users that are interested in FGPU_IPython are comparing it to the libraries listed below
Sorting:
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- ☆84Updated 5 years ago
- ☆44Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆109Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆65Updated 8 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆66Updated 3 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- ☆88Updated 2 years ago
- ☆83Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago