GPU kernel verification with Pulse
☆21Oct 17, 2026Updated this week
Alternatives and similar repositories for kuiper
Users that are interested in kuiper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An agentic context evolution approach for RTL coding☆36Sep 20, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTLScout is a agentic RTL optimization framework☆66Updated this week
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Property-based testing for OCaml, built on Hypothesis☆25Updated this week
- A toolset for describing and simulating StateChart-like state diagrams.☆28Dec 30, 2025Updated 9 months ago
- CMSGen, a fast weighted uniform-like sampler☆12Nov 26, 2025Updated 10 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Updated this week
- A dynamic way to instantiate an OCaml flow☆19Jul 15, 2026Updated 3 months ago
- FLOPS: Formalization in the Lean Theorem Prover of the P3109 Standard☆22Jul 28, 2026Updated 2 months ago
- Streamlined and natural concurrency model for OCaml☆50Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- Automatic formal verification for warp-specialized GPU kernels.☆62Updated this week
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Jul 20, 2024Updated 2 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- OCaml library for manipulating context-free grammars☆20Jun 23, 2026Updated 3 months ago
- ☆19May 29, 2026Updated 4 months ago
- A simple http client/server (http/1.1 & h2) for OCaml 5☆44Oct 1, 2026Updated 3 weeks ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆34May 24, 2025Updated last year
- just solve it - a CLI utility to run a portfolio of SMT solvers in parallel☆30Jan 14, 2026Updated 9 months ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆47Oct 13, 2026Updated last week
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- a Rust implementation of first-order term rewriting systems (TRS)☆29Dec 28, 2021Updated 4 years ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆21Nov 20, 2025Updated 11 months ago
- sketches for egg: a flexible, high-performance e-graph library☆33Sep 25, 2025Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year