EPFL-LAP / fpga19-MOMSLinks
☆15Updated 5 years ago
Alternatives and similar repositories for fpga19-MOMS
Users that are interested in fpga19-MOMS are comparing it to the libraries listed below
Sorting:
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆70Updated 4 years ago
- ☆79Updated 11 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Advanced Architecture Labs with CVA6☆72Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago
- An open-source UCIe controller implementation☆80Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆107Updated 3 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆57Updated 6 years ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 2 months ago
- 64-bit multicore Linux-capable RISC-V processor☆101Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆120Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- ☆66Updated 3 years ago
- Championship Branch Prediction 2025☆67Updated 7 months ago
- ☆22Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆76Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month