EPFL-LAP / fpga19-MOMSLinks
☆15Updated 4 years ago
Alternatives and similar repositories for fpga19-MOMS
Users that are interested in fpga19-MOMS are comparing it to the libraries listed below
Sorting:
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆67Updated 4 years ago
- ☆78Updated 10 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- ☆54Updated 6 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆103Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆38Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Unit tests generator for RVV 1.0☆92Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago