EPFL-LAP / fpga19-MOMSLinks
☆15Updated 4 years ago
Alternatives and similar repositories for fpga19-MOMS
Users that are interested in fpga19-MOMS are comparing it to the libraries listed below
Sorting:
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆67Updated 4 years ago
- ☆78Updated 11 years ago
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- ☆80Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V Matrix Specification☆23Updated 10 months ago
- ☆56Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year