kammoh / chisel-arithmeticsLinks
Implementation of low-level hardware arithmatic operations in Chisel
☆7Updated 3 months ago
Alternatives and similar repositories for chisel-arithmetics
Users that are interested in chisel-arithmetics are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆14Updated 4 months ago
- An automatic clock gating utility☆48Updated last month
- ☆32Updated 4 months ago
- CMake based hardware build system☆23Updated 2 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆18Updated 11 months ago
- ☆36Updated 2 years ago
- A configurable SRAM generator☆50Updated this week
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Fluid Pipelines☆11Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆9Updated 4 years ago
- AXI Formal Verification IP☆20Updated 4 years ago
- Cross EDA Abstraction and Automation☆38Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆13Updated 5 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Updated last month
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog FSM generator☆32Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆14Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago