thinkoco / de10-nano-riscv
A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
☆34Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for de10-nano-riscv
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- A Full Hardware Real-Time Ray-Tracer☆91Updated 2 years ago
- Wishbone controlled I2C controllers☆44Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆48Updated 3 years ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- OpenRISC processor IP core based on Tomasulo algorithm☆29Updated 2 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆76Updated 2 years ago
- CoreScore☆136Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆19Updated 3 weeks ago
- Yet Another RISC-V Implementation☆85Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago