thinkoco / de10-nano-riscv
A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
☆35Updated 4 years ago
Alternatives and similar repositories for de10-nano-riscv:
Users that are interested in de10-nano-riscv are comparing it to the libraries listed below
- Another tiny RISC-V implementation☆54Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 2 weeks ago
- Graphics demos☆105Updated last year
- A pipelined RISC-V processor☆55Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 5 years ago
- Yet Another RISC-V Implementation☆91Updated 6 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- A Full Hardware Real-Time Ray-Tracer☆99Updated 2 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- CoreScore☆146Updated 2 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- HDMI core in Chisel HDL☆50Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- 9444 RISC-V 64IMA CPU and related tools and peripherals.☆25Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆51Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆63Updated 6 years ago
- My optimistic - yet unexpectedly successful - attempt to create a LEON3 inside my FPGA boards (ZestSC1, Pano Logic G2)☆11Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆40Updated last year
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago