thinkoco / de10-nano-riscv
A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
☆35Updated 4 years ago
Alternatives and similar repositories for de10-nano-riscv:
Users that are interested in de10-nano-riscv are comparing it to the libraries listed below
- Another tiny RISC-V implementation☆55Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- A pipelined RISC-V processor☆55Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Naive Educational RISC V processor☆80Updated 6 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆78Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A Full Hardware Real-Time Ray-Tracer☆101Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆113Updated last year
- Yet Another RISC-V Implementation☆92Updated 7 months ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- HDMI core in Chisel HDL☆50Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago