thinkoco / de10-nano-riscvLinks
A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano
☆41Updated 5 years ago
Alternatives and similar repositories for de10-nano-riscv
Users that are interested in de10-nano-riscv are comparing it to the libraries listed below
Sorting:
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- A Full Hardware Real-Time Ray-Tracer☆109Updated 3 years ago
- Graphics demos☆112Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- Compact FPGA game console☆166Updated last year
- CoreScore☆163Updated last month
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- FPGA 101 - Workshop materials☆77Updated 6 years ago
- A pipelined RISC-V processor☆61Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- SoftCPU/SoC engine-V☆55Updated 6 months ago
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- Board definitions for Amaranth HDL☆119Updated last month
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Virtual Development Board☆62Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago