GDB server to debug CPU simulation waveform traces
☆43Feb 21, 2022Updated 4 years ago
Alternatives and similar repositories for gdbwave
Users that are interested in gdbwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Apr 10, 2026Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆22Sep 26, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- ☆21Apr 8, 2026Updated 2 months ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- The ZipCPU blog☆19Dec 17, 2025Updated 5 months ago
- ☆18May 24, 2021Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- An Open Source driver for the IntelliKeys AT Keyboard☆13Oct 29, 2019Updated 6 years ago
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last week
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Kakao Linux☆39May 30, 2025Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Nov 28, 2025Updated 6 months ago
- a bare metal example with a simple printf implementation for RPi Zero☆13Feb 4, 2021Updated 5 years ago
- ☆29Jul 22, 2020Updated 5 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Personal website deployed at https://ayaka.shn.hk/☆13Dec 27, 2023Updated 2 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor☆13Dec 13, 2021Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆36Sep 5, 2021Updated 4 years ago
- Lock-free queues.☆21Dec 10, 2023Updated 2 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.☆268Oct 7, 2022Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 7 months ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago