GDB server to debug CPU simulation waveform traces
☆43Feb 21, 2022Updated 4 years ago
Alternatives and similar repositories for gdbwave
Users that are interested in gdbwave are comparing it to the libraries listed below
Sorting:
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- ☆19Feb 12, 2026Updated last month
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 9 months ago
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- ☆18May 24, 2021Updated 4 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆29Nov 28, 2025Updated 3 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Prove formulas of Presburger Arithmetic☆11Oct 5, 2024Updated last year
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆12Jul 23, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆22Mar 5, 2022Updated 4 years ago
- Lock-free queues.☆20Dec 10, 2023Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.☆264Oct 7, 2022Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆14Sep 13, 2018Updated 7 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Sep 14, 2025Updated 6 months ago
- smelt is a library to create, execute and analyze integration tests☆28Jun 2, 2025Updated 9 months ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago