GDB server to debug CPU simulation waveform traces
☆44Feb 21, 2022Updated 4 years ago
Alternatives and similar repositories for gdbwave
Users that are interested in gdbwave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year
- An Open Source driver for the IntelliKeys AT Keyboard☆13Oct 29, 2019Updated 7 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- Games console SoC for GF180MCU process☆18Jul 14, 2026Updated 3 months ago
- ☆24Sep 26, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- micropython ESP32 programmer/flasher for ECP5 JTAG☆79Sep 14, 2025Updated last year
- Spen's Official OpenOCD Mirror☆51Mar 10, 2025Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Migrated to Codeberg☆18Mar 20, 2022Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- The ZipCPU blog☆20Jul 18, 2026Updated 3 months ago
- ☆15May 29, 2020Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆33Nov 25, 2022Updated 3 years ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 4 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- MiSTer arcade core for Tecmo arcade classics: Rygar (1986), Gemini Wing (1987), and Silkworm (1988).☆15Mar 12, 2026Updated 7 months ago
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated last month
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 5 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- ☆30Jul 22, 2020Updated 6 years ago
- Tutorial and example projects for the Arrow MAX1000 FPGA board☆15Sep 13, 2018Updated 8 years ago
- ☆20Apr 8, 2026Updated 6 months ago
- ECE 385 Final Project -- Ethernet on MAX10 DE10-Lite FPGA and Nios II soft processor☆13Dec 13, 2021Updated 4 years ago
- A command-line tool for displaying vcd waveforms.☆73Feb 19, 2024Updated 2 years ago