RobertBaruch / n6800
A 6800 CPU written in nMigen
☆49Updated 3 years ago
Alternatives and similar repositories for n6800:
Users that are interested in n6800 are comparing it to the libraries listed below
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 5 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- mystorm sram test☆27Updated 7 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 10 months ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Enigma in FPGA☆29Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- FPGA 101 - Workshop materials☆75Updated 6 years ago
- Graded exercises for nMigen (WIP)☆56Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ☆44Updated last week
- Experiments with Yosys cxxrtl backend☆47Updated 2 months ago
- ☆59Updated last year
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆41Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- A pipelined RISC-V processor☆51Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago