RobertBaruch / n6800
A 6800 CPU written in nMigen
☆48Updated 3 years ago
Alternatives and similar repositories for n6800:
Users that are interested in n6800 are comparing it to the libraries listed below
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 8 months ago
- ☆58Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- IceCore Ice40 HX based modular core☆46Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆47Updated this week
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆53Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Miscellaneous ULX3S examples (advanced)☆75Updated last year
- Yosys Plugins☆21Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago
- CMod-S6 SoC☆37Updated 7 years ago
- mystorm sram test☆27Updated 7 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆55Updated this week
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Bootloader for Fomu☆100Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago