Forty-Bot / ethernet
WIP 100BASE-TX PHY
☆75Updated 4 months ago
Alternatives and similar repositories for ethernet:
Users that are interested in ethernet are comparing it to the libraries listed below
- A bit-serial CPU written in VHDL, with a simulator written in C.☆124Updated 7 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆60Updated last month
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆29Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆209Updated 11 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated 11 months ago
- Line rate Ethernet interface for RP2XXX.☆105Updated 3 weeks ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- A computer for human beings.☆44Updated 5 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated last week
- ☆96Updated 3 years ago
- List of all links you can try with ULX3S☆98Updated 3 years ago
- CoreScore☆148Updated 2 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 5 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Exploring gate level simulation☆56Updated this week
- Betrusted embedded controller (UP5K)☆45Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆174Updated 2 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Board definitions for Amaranth HDL☆112Updated 2 weeks ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆156Updated 6 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆296Updated 10 months ago
- Logicbone ECP5 Development Board☆115Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Ultimate ECP5 development board☆104Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 3 years ago
- ☆66Updated 2 years ago