Forty-Bot / ethernetLinks
WIP 100BASE-TX PHY
☆76Updated 10 months ago
Alternatives and similar repositories for ethernet
Users that are interested in ethernet are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆130Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆45Updated last year
- Playground for VGA projects on Tiny Tapeout☆65Updated last month
- ☆96Updated 4 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 4 months ago
- Line rate Ethernet interface for RP2XXX.☆119Updated 7 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- The Zylin ZPU☆244Updated 10 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Pano Logic G2 Reverse Engineering Project☆145Updated 4 years ago
- RTL logic synthesis☆115Updated last week
- A configurable RTL to bitstream FPGA toolchain☆46Updated this week
- 👇 Add capacitive touch buttons to any FPGA!☆102Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆13Updated 6 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- A 8-bit computer made of 74xx series logic gates and memory ICs.☆140Updated 8 months ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- A modern and open-source cross-platform software for chips reverse engineering.☆269Updated 10 months ago
- Soft USB for LiteX☆50Updated 2 weeks ago
- CoreScore☆164Updated 2 months ago
- Betrusted main SoC design☆147Updated 3 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆190Updated last week
- PanoLogic Zero Client G1 reverse engineering info☆74Updated last year
- Logicbone ECP5 Development Board☆117Updated 5 years ago
- ☆66Updated 3 years ago