WIP 100BASE-TX PHY
☆77Dec 3, 2024Updated last year
Alternatives and similar repositories for ethernet
Users that are interested in ethernet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Line rate Ethernet interface for RP2XXX.☆127Mar 24, 2025Updated last year
- SAR ADC on tiny tapeout☆51Jan 29, 2025Updated last year
- EMILE is a 680x0 Macintosh bootloader☆25Aug 27, 2025Updated 8 months ago
- DVI for HSTX☆24Mar 23, 2025Updated last year
- SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.☆496Mar 20, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Arduino FDX-B reader built from discrete components.☆116Dec 16, 2024Updated last year
- 基于STM32的LCD12881显示屏驱动☆10Jul 23, 2021Updated 4 years ago
- ☆19Nov 5, 2022Updated 3 years ago
- A PCB to neatly package a rp2350b with two 12bit high speed adc and four channel audio input for use with hsdaoh☆16May 10, 2025Updated 11 months ago
- Simple dotfile pre-processor with a per-file configuration and no dependencies.☆12Dec 14, 2021Updated 4 years ago
- A Rust library to deconstruct DNS SPF records☆17Apr 20, 2026Updated last week
- Talks I've presented☆15Jun 9, 2020Updated 5 years ago
- Transplant microchip tcpip stack to wch risc-v kernel mcu ch32v307☆11Sep 13, 2022Updated 3 years ago
- Example project to blink WS2812 leds from a STM32F4 discovery board.☆12Apr 23, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Fast vectorized (SSE 4.1) range coder for 8-bit alphabets☆29May 12, 2023Updated 2 years ago
- Pi number calculator using 8088 assembly language☆65Jan 18, 2022Updated 4 years ago
- MIRROR of https://codeberg.org/catseye/Vinegar : A semi-concatenative language where every operation can fail☆15Nov 3, 2023Updated 2 years ago
- Python module to program Cypress FX EZ-USB series chipsets☆17Sep 1, 2017Updated 8 years ago
- A revival of the TREE-META compiler-compiler.☆15Mar 10, 2026Updated last month
- ☆18Apr 5, 2015Updated 11 years ago
- A portable SDR QO-100 ground station design and implementation☆16Apr 11, 2024Updated 2 years ago
- A simple Web Assembly Interpreter☆18Mar 15, 2024Updated 2 years ago
- Installer for mali drivers. Similarly to the flashplugin, the mali userspace binaries are generally not redistributable. So this installe…☆16Aug 11, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MacroSilicon MS2109 research, code and information☆19Dec 29, 2022Updated 3 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year
- pmb887x-based phones emulator☆16Nov 29, 2025Updated 5 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A set of SDR modules connected by Internet RTP and IP Multicast for experimentation☆19Jul 1, 2019Updated 6 years ago
- Implementation of a VGA Controller in Verilog (Both Graphics Mode and Text Mode)☆23Jul 30, 2021Updated 4 years ago
- A superfast C compiler inspired by TinyCC☆16May 27, 2015Updated 10 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- ❓ keep track of who has which FlexLM licenses checked out☆15Jan 24, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Exports and synchronizes images and metadata from iPhoto to a tree structure. This fork is intended to revive phoshare for the latest ver…☆16Mar 27, 2015Updated 11 years ago
- ESP32 projects☆35May 23, 2018Updated 7 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated 2 weeks ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- A bit-serial CPU written in VHDL, with a simulator written in C.☆138Sep 1, 2024Updated last year
- ☆15Jun 7, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last month