Forty-Bot / ethernet
WIP 100BASE-TX PHY
☆74Updated 3 months ago
Alternatives and similar repositories for ethernet:
Users that are interested in ethernet are comparing it to the libraries listed below
- A bit-serial CPU written in VHDL, with a simulator written in C.☆125Updated 6 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆60Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated 11 months ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Line rate Ethernet interface for RP2XXX.☆104Updated this week
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 3 years ago
- ☆96Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆209Updated 11 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆172Updated last month
- Turbo9 - Pipelined 6809 Microprocessor IP☆154Updated 5 months ago
- PanoLogic Zero Client G1 reverse engineering info☆72Updated 11 months ago
- Small footprint and configurable video cores (Deprecated)☆71Updated 3 years ago
- Virtual Development Board☆59Updated 3 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- 妖刀夢渡☆59Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- List of all links you can try with ULX3S☆97Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆30Updated 4 years ago
- Information about eeColor Color3 HDMI FPGA board☆25Updated 5 years ago
- The Zylin ZPU☆243Updated 9 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Bootloader for Fomu☆101Updated 2 years ago
- FPGA Odysseus with ULX3S☆64Updated last year