Forty-Bot / ethernet
WIP 100BASE-TX PHY
☆70Updated last year
Related projects: ⓘ
- A bit-serial CPU written in VHDL, with a simulator written in C.☆116Updated 2 weeks ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆82Updated 4 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆39Updated 4 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 8 months ago
- ☆93Updated this week
- Hardware definition language that compiles to Verilog☆105Updated 2 years ago
- ☆95Updated 3 years ago
- 👇 Add capacitive touch buttons to any FPGA!☆99Updated 2 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆147Updated last month
- Small footprint and configurable video cores (Deprecated)☆69Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆104Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆200Updated 4 months ago
- Soft USB for LiteX☆47Updated last year
- ☆63Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 3 years ago
- Exploring gate level simulation☆55Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆82Updated 8 months ago
- 妖刀夢渡☆55Updated 5 years ago
- Logicbone ECP5 Development Board☆110Updated 4 years ago
- Bootloader for Fomu☆100Updated last year
- A hardware-optimized high-quality pseudorandom number generator☆34Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- Unofficial Yosys WebAssembly packages☆65Updated last week
- Information about eeColor Color3 HDMI FPGA board☆25Updated 4 years ago
- FPGA Odysseus with ULX3S☆64Updated 10 months ago
- PanoLogic Zero Client G1 reverse engineering info☆69Updated 5 months ago
- User-friendly explanation of Yosys options☆111Updated 2 years ago
- FPGA Tools and Library☆45Updated last year
- List of all links you can try with ULX3S☆93Updated 2 years ago
- A configurable RTL to bitstream FPGA toolchain☆253Updated last week