Forty-Bot / ethernetLinks
WIP 100BASE-TX PHY
☆76Updated 6 months ago
Alternatives and similar repositories for ethernet
Users that are interested in ethernet are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 9 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Playground for VGA projects on Tiny Tapeout☆63Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆49Updated 2 weeks ago
- 👇 Add capacitive touch buttons to any FPGA!☆103Updated 3 years ago
- Small footprint and configurable video cores (Deprecated)☆70Updated 3 years ago
- A collection of tools for developing for Fomu☆82Updated 2 years ago
- A computer for human beings.☆44Updated 7 months ago
- ☆96Updated 4 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆159Updated 8 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Line rate Ethernet interface for RP2XXX.☆111Updated 2 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 2 months ago
- Bootloader for Fomu☆101Updated 2 years ago
- A configurable RTL to bitstream FPGA toolchain☆35Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- PanoLogic Zero Client G1 reverse engineering info☆74Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆182Updated 3 weeks ago
- 妖刀夢渡☆59Updated 6 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- ☆60Updated last year