Alternatives and similar repositories for SITCON

Users that are interested in SITCON are comparing it to the libraries listed below

• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 6 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated last week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• libresilicon / PearlRiver
  1st Testwafer for LibreSilicon
  ☆28Updated 5 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆35Updated 4 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• acjf3 / l3mips
  L3 based MIPS specification and emulator
  ☆15Updated 3 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 5 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• ZipCPU / zipversa
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆15Updated 5 years ago
• google / minetest_pnr
  Place & Router for Minetest
  ☆18Updated 2 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 6 years ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆87Updated 3 years ago
• ucb-bar / fpga-spartan6
  Support for zScale on Spartan6 FPGAs
  ☆16Updated 9 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 5 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago
• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 7 years ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 5 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Updated 3 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• stanford-ppl / spatial-quickstart
  Quickstart for Spatial language
  ☆34Updated 4 years ago
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆28Updated last year