leviathanch / SITCONLinks
Slides for the talk I have very soon
☆12Updated 6 years ago
Alternatives and similar repositories for SITCON
Users that are interested in SITCON are comparing it to the libraries listed below
Sorting:
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- A bit-serial CPU☆19Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- ☆10Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- SPI core☆15Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- A networked FPGA key-value store written in Clash☆28Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- Betrusted embedded controller (UP5K)☆45Updated last year
- Enigma in FPGA☆29Updated 6 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- ☆29Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.☆13Updated 7 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago