leviathanch / SITCON
Slides for the talk I have very soon
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for SITCON
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated this week
- Place & Router for Minetest☆18Updated 2 years ago
- A bit-serial CPU☆18Updated 5 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- Enigma in FPGA☆26Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- chipy hdl☆17Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- A networked FPGA key-value store written in Clash☆27Updated 7 months ago
- ☆29Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Yet Another VHDL tool☆31Updated 7 years ago
- Support for zScale on Spartan6 FPGAs☆15Updated 9 years ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆32Updated 3 weeks ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- Multi-threaded 32-bit embedded core family.☆23Updated 12 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- SPI core☆15Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago