Alternatives and similar repositories for llvm-project

Users that are interested in llvm-project are comparing it to the libraries listed below

• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated 4 months ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆176Updated 10 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 weeks ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• revec / llvm-revec
  Revectorization passes integrated into the LLVM compiler infrastructure
  ☆29Updated 6 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆50Updated last year
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆123Updated this week
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆42Updated 3 months ago
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆288Updated last year
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆46Updated 4 months ago
• ucb-bar / berkeley-softfloat-3
  SoftFloat release 3
  ☆315Updated 10 months ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆51Updated 5 months ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 5 years ago
• nfinit / ansibench
  A selection of ANSI C benchmarks and programs useful as benchmarks
  ☆98Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated last month
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆54Updated 5 years ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• ithemal / Ithemal
  Instruction THroughput Estimator using MAchine Learning (ITHEMAL)
  ☆152Updated 4 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• riscv-collab / v8
  Port of Google v8 engine to RISC-V.
  ☆244Updated 2 months ago
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆112Updated 7 months ago
• openpower-cores / a2i
  ☆247Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated 2 months ago
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆53Updated 9 years ago