Alternatives and similar repositories for llvm-project

Users that are interested in llvm-project are comparing it to the libraries listed below

• revec / llvm-revec
  Revectorization passes integrated into the LLVM compiler infrastructure
  ☆29Updated 6 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆79Updated 2 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆72Updated 4 months ago
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆53Updated 8 years ago
• wsmoses / Tapir-LLVM
  Tapir extension to LLVM for optimizing Parallel Programs
  ☆132Updated 5 years ago
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆285Updated last year
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆158Updated 3 years ago
• ithemal / Ithemal
  Instruction THroughput Estimator using MAchine Learning (ITHEMAL)
  ☆150Updated 3 years ago
• ychen306 / vegen
  ☆31Updated 2 years ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆175Updated 8 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• openhwgroup / corev-llvm-project
  ☆17Updated last year
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆112Updated 4 months ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆112Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆45Updated 2 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆221Updated last year
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 5 years ago
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆38Updated 3 weeks ago
• nickmqb / wyre
  Hardware definition language that compiles to Verilog
  ☆106Updated 4 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆122Updated 4 years ago
• P3109 / Public
  materials available to the public
  ☆27Updated 2 months ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆85Updated 2 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago