Alternatives and similar repositories for llvm-project

Users that are interested in llvm-project are comparing it to the libraries listed below

• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆109Updated 11 months ago
• animetosho / jit_smc_test
  Test self-modifying code behaviour on processors for single-use JIT functions
  ☆53Updated 5 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆188Updated 2 months ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 8 years ago
• revec / llvm-revec
  Revectorization passes integrated into the LLVM compiler infrastructure
  ☆31Updated 6 years ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆71Updated last month
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆28Updated last year
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• preames / public-notes
  A collection of (public) notes on assorted topics
  ☆78Updated this week
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated last month
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated this week
• mshockwave / gross
  Research Compiler using Graph IR for Code Optimizations and Code Generations
  ☆49Updated 6 years ago
• twizzler-operating-system / twizzler-public
  Public-facing version of the Twizzler OS source code. Note: this is not completely up-to-date with internal Twizzler code.
  ☆65Updated 4 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆40Updated this week
• binary-translation / lasagne-proofs
  Architecture mapping proofs written in Agda for the paper "Lasagne: A Static Binary Translator for Weak Memory Model Architectures"
  ☆14Updated 3 years ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆171Updated 4 months ago
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆282Updated last year
• camel-cdr / rvv-bench-results
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
  ☆33Updated this week
• pfalcon / ssabook
  Mirror of InriaForge SSABook repository: https://gforge.inria.fr/projects/ssabook/ (was scheduled for retirement at the end of 2020, was …
  ☆142Updated 4 years ago
• zyedidia / perforator
  Record "perf" performance metrics for individual functions/regions of an ELF binary.
  ☆80Updated last year
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆25Updated 7 years ago
• P3109 / Public
  materials available to the public
  ☆26Updated 7 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated 3 weeks ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆29Updated 4 years ago
• mshockwave / SQLGen
  Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.
  ☆33Updated 2 years ago
• kristerw / pysmtgcc
  Some experiments with SMT solvers and GIMPLE IR
  ☆38Updated last year
• wsmoses / Tapir-LLVM
  Tapir extension to LLVM for optimizing Parallel Programs
  ☆135Updated 5 years ago
• cdl-saarland / rv
  RV: A Unified Region Vectorizer for LLVM
  ☆111Updated last month