FPGA ULX2/3 JTAG programmer
☆43Nov 2, 2022Updated 3 years ago
Alternatives and similar repositories for fujprog
Users that are interested in fujprog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ULX3S Quick Start☆23Oct 8, 2020Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆84Feb 7, 2026Updated 2 months ago
- SNES for MiSTer☆16Sep 5, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 3 years ago
- FPGA Odysseus with ULX3S☆69Nov 1, 2023Updated 2 years ago
- port of Stephen A. Edwards apple2fpga to ULX3S☆18Mar 27, 2024Updated 2 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Apr 19, 2022Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- PicoRV32 - A Size-Optimized RISC-V CPU☆30May 12, 2021Updated 4 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆25Apr 20, 2026Updated 2 weeks ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆302Nov 3, 2021Updated 4 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆38Oct 19, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Example Verilog code for Ulx3s☆43May 5, 2022Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL library 4 FPGAs☆185Updated this week
- ☆25Jan 16, 2019Updated 7 years ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- PCB for ULX3S FPGA R&D board☆427Apr 27, 2025Updated last year
- ESP32 PS/2 emulator☆15Jan 11, 2020Updated 6 years ago
- Dockerized FPGA toolchain experiments☆30Feb 10, 2024Updated 2 years ago
- microcontroller-based FPGA / JTAG programmer☆83Apr 6, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- community projects that can be used with the ULX3S FPGA ESP32 board☆17Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆39Jan 11, 2026Updated 3 months ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago