public domain tools for FPGAs
☆332Feb 7, 2017Updated 9 years ago
Alternatives and similar repositories for fpgatools
Users that are interested in fpgatools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,177Feb 26, 2026Updated 5 months ago
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆94Jun 10, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- Open PicoBlaze Assembler☆64Oct 29, 2023Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆157Feb 18, 2014Updated 12 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆258Nov 29, 2018Updated 7 years ago
- Documenting the Xilinx 7-series bit-stream format.☆903Jun 5, 2025Updated last year
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Feb 27, 2024Updated 2 years ago
- A minimal makefile build environment for Xilinx FPGAs☆23Aug 23, 2021Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆90Dec 25, 2022Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- ZPUino HDL implementation☆93Aug 6, 2018Updated 7 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Documenting the Lattice ECP5 bit-stream format.☆463May 9, 2026Updated 2 months ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆25Oct 22, 2016Updated 9 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated 2 weeks ago
- An open source miniPCIe development board based on the Xilinx Spartan 6 LX150T☆146Nov 25, 2015Updated 10 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- ☆64Oct 10, 2023Updated 2 years ago
- ☆144Feb 16, 2026Updated 5 months ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 6 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago