Wolfgang-Spraul / fpgatoolsView external linksLinks
public domain tools for FPGAs
☆332Feb 7, 2017Updated 9 years ago
Alternatives and similar repositories for fpgatools
Users that are interested in fpgatools are comparing it to the libraries listed below
Sorting:
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,129Sep 22, 2025Updated 4 months ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆249Nov 29, 2018Updated 7 years ago
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- Open FPGA tools☆260Mar 30, 2020Updated 5 years ago
- Open PicoBlaze Assembler☆63Oct 29, 2023Updated 2 years ago
- A minimal makefile build environment for Xilinx FPGAs☆22Aug 23, 2021Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated last week
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆442Oct 27, 2025Updated 3 months ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 8 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- ☆115Feb 2, 2021Updated 5 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- ☆140Feb 7, 2026Updated last week
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- An example of how to use the Xilinx ISE toolchain from the command line☆62Jun 30, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A revival of the TREE-META compiler-compiler.☆15May 15, 2018Updated 7 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Updated this week
- Experimental flows using nextpnr for Xilinx devices☆253Oct 11, 2024Updated last year
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Apr 27, 2020Updated 5 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago