Ni-ChiTing / IC_contest_cell_based_design
☆11Updated 3 years ago
Alternatives and similar repositories for IC_contest_cell_based_design:
Users that are interested in IC_contest_cell_based_design are comparing it to the libraries listed below
- IC Contest☆28Updated last year
- ☆15Updated last year
- [NYCU 2021 Spring] Digital Circuits and Systems☆16Updated last year
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- 交通大學iclab 2023 fall☆22Updated 4 months ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆12Updated last year
- ☆31Updated last year
- 紀錄一下自己寫過的所有Lab☆24Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆104Updated 5 months ago
- ☆23Updated 3 months ago
- ☆15Updated last month
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 7 years ago
- Computer-Aided VLSI System Design☆17Updated 3 months ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆57Updated 2 weeks ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆12Updated 2 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆173Updated last year
- 3×3脉动阵列乘法器☆38Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆31Updated 2 years ago
- 数字IC秋招项目、手撕代码☆34Updated 9 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆57Updated last year
- Some useful documents of Synopsys☆62Updated 3 years ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- AXI总线连接器☆94Updated 4 years ago
- ☆28Updated last year
- Asynchronous fifo in verilog☆32Updated 8 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆28Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆54Updated 2 years ago
- A verilog implementation for Network-on-Chip☆71Updated 7 years ago