Ni-ChiTing / IC_contest_cell_based_design

Related projects: ⓘ

• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• derek8955 / ic_contest
  IC Contest
  ☆23Updated last year
• XDEv11 / ICLAB-2022-FALL
  ☆25Updated last year
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆11Updated last year
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆11Updated 7 years ago
• 410011max / IC-Contest
  ☆14Updated last year
• bol-edu / caravel-soc_fpga-lab
  ☆14Updated last week
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆11Updated 2 years ago
• LeoTheBestCoder / NTHU-ICLAB
  ☆35Updated this week
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆162Updated last year
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆20Updated last year
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆46Updated last year
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆74Updated last week
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆13Updated 10 months ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆33Updated 4 months ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆13Updated last month
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆114Updated 3 months ago
• huangxc6 / E203_CNN_Genesys2
  Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
  ☆10Updated 4 months ago
• aniket0511 / Sigmoid-Function
  Hardware Implementation of Sigmoid Function using verilog HDL
  ☆13Updated 4 years ago
• jasonlin316 / A-Single-Path-Delay-32-Point-FFT-Processor
  A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…
  ☆38Updated 5 years ago
• BIGWJZ / VLSI-DSP-Review
  ☆42Updated 4 years ago
• boaaaang / CNN-Implementation-in-Verilog
  Convolutional Neural Network RTL-level Design
  ☆25Updated 2 years ago
• yuyuranium / FPGA-Project-2022-simple-tpu
  Systolic array based simple TPU for CNN on PYNQ-Z2
  ☆18Updated 2 years ago
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆121Updated 4 years ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆12Updated 7 months ago
• bol-edu / caravel-soc
  ☆22Updated last year
• arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2
  ☆83Updated 4 years ago
• JonathanJing / Asynchronous-FIFO
  Asynchronous fifo in verilog
  ☆32Updated 8 years ago
• dadongshangu / async_FIFO
  This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…
  ☆52Updated 11 months ago
• zhangzek / 3x3_matrix_Systolic_Array_multiplier
  3×3脉动阵列乘法器
  ☆33Updated 5 years ago