Ni-ChiTing / IC_contest_cell_based_design
☆11Updated 3 years ago
Alternatives and similar repositories for IC_contest_cell_based_design:
Users that are interested in IC_contest_cell_based_design are comparing it to the libraries listed below
- IC Contest☆34Updated 2 years ago
- ☆15Updated last year
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆18Updated last year
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- ☆32Updated last year
- 交通大學iclab 2023 fall☆25Updated 5 months ago
- 紀錄一下自己寫過的所有Lab☆27Updated last year
- This repo is "NTHU VLSI System Design and Implementation" course project.☆12Updated 8 years ago
- Computer-Aided VLSI System Design☆18Updated 5 months ago
- ☆16Updated last week
- ☆11Updated 3 years ago
- IC-contest 2012~2024☆10Updated 10 months ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆66Updated last month
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆109Updated 6 months ago
- 数字IC秋招项目、手撕代码☆34Updated 11 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- ☆25Updated 4 months ago
- ☆19Updated last year
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆14Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆33Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆42Updated 8 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆15Updated 5 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- UVM and System Verilog Manuals☆39Updated 6 years ago