Ni-ChiTing / IC_contest_cell_based_designLinks
☆14Updated 4 years ago
Alternatives and similar repositories for IC_contest_cell_based_design
Users that are interested in IC_contest_cell_based_design are comparing it to the libraries listed below
Sorting:
- ☆10Updated last year
- IC Contest☆42Updated 2 years ago
- ☆20Updated 2 years ago
- IC-contest 2012~2024☆21Updated last year
- [NYCU 2021 Spring] Digital Circuits and Systems☆21Updated last year
- 交通大學iclab 2023 fall☆44Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- 紀錄一下自己寫過的所有Lab☆38Updated last year
- Computer-Aided VLSI System Design☆23Updated last year
- ☆43Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆31Updated 2 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆236Updated 2 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Updated 2 years ago
- VIP for AXI Protocol☆159Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ☆19Updated 8 months ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆114Updated 8 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- IC implementation of TPU☆142Updated 6 years ago
- ☆14Updated 3 years ago
- NYCU ICLAB 2025 spring codes & 心得☆18Updated 3 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆56Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆173Updated last year
- A collection of commonly asked RTL design interview questions☆37Updated 8 years ago
- Some useful documents of Synopsys☆92Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago