Alternatives and similar repositories for IC_contest_cell_based_design

Users that are interested in IC_contest_cell_based_design are comparing it to the libraries listed below

• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆33Updated 10 months ago
• derek8955 / ic_contest
  IC Contest
  ☆39Updated 2 years ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆21Updated last year
• suchuankai / IC-contest
  IC-contest 2012~2024
  ☆20Updated last year
• max410011 / IC-Contest
  ☆19Updated 2 years ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆21Updated 10 months ago
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆13Updated 2 years ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 7 years ago
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆33Updated last year
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆42Updated 2 years ago
• XDEv11 / ICLAB-2022-FALL
  ☆38Updated 2 years ago
• zli87 / Wishbone-to-I2C-bus-controller-IP-Verification
  ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.
  ☆18Updated 2 years ago
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆13Updated 8 years ago
• supojui / NYCU-ICLAB-2023-FALL
  ☆10Updated last year
• reglin2000 / NCTU-ICLAB-2021-FALL
  ☆13Updated 3 years ago
• ld6k / ICLAB-2025-SPRING
  NYCU ICLAB 2025 spring codes & 心得
  ☆15Updated 3 weeks ago
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆82Updated 3 years ago
• awds0318 / 2024-Spring-NYCU-ICLAB
  交大電子所-積體電路實驗設計-李鎮宜教授
  ☆12Updated 11 months ago
• freecores / dma_axi
  AXI DMA 32 / 64 bits
  ☆120Updated 11 years ago
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆91Updated 4 months ago
• zhangzek / 3x3_matrix_Systolic_Array_multiplier
  3×3脉动阵列乘法器
  ☆46Updated 5 years ago
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆52Updated last year
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆37Updated last year
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆129Updated 11 months ago
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆148Updated 3 years ago
• BoooC / NYCU_ICLAB_2024_FALL
  ☆28Updated 7 months ago
• erihsu / INT_FP_MAC
  INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
  ☆104Updated 4 years ago
• Verdvana / AXI4_Interconnect
  AXI总线连接器
  ☆103Updated 5 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆170Updated last week
• agalimberti / NoCRouter
  RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
  ☆129Updated 7 years ago