Ni-ChiTing / IC_contest_cell_based_designLinks
☆12Updated 4 years ago
Alternatives and similar repositories for IC_contest_cell_based_design
Users that are interested in IC_contest_cell_based_design are comparing it to the libraries listed below
Sorting:
- IC Contest☆36Updated 2 years ago
- IC-contest 2012~2024☆17Updated last year
- ☆17Updated 2 years ago
- Computer-Aided VLSI System Design☆20Updated 8 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆19Updated last year
- 交通大學iclab 2023 fall☆30Updated 8 months ago
- 紀錄一下自己寫過的所有Lab☆32Updated last year
- ☆37Updated 2 years ago
- ☆18Updated 2 months ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆52Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- ☆12Updated 3 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- ☆25Updated 5 months ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆123Updated 9 months ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南,含資源整理☆83Updated 2 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- 交大電子所-積體電路實驗設計-李鎮宜教授☆11Updated 9 months ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- ☆10Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- ☆27Updated 7 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆16Updated 3 years ago