acmert / parametric-ntt
Parametric NTT/INTT Hardware Generator
☆59Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for parametric-ntt
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆25Updated 2 years ago
- ☆17Updated 2 years ago
- ☆24Updated 3 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆41Updated last year
- ☆45Updated 3 years ago
- ☆22Updated 4 years ago
- processor for post-quantum cryptography☆14Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆14Updated 2 years ago
- ☆13Updated 2 months ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- AES加密解密算法的Verilog实现☆58Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆36Updated 7 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆45Updated 6 years ago
- ☆20Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 8 months ago
- ☆20Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆14Updated 3 years ago
- ☆15Updated 4 months ago
- Hardware implementation of Saber☆7Updated 4 years ago
- FFT generator using Chisel☆56Updated 3 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆55Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- ☆33Updated 2 months ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆30Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆121Updated 5 months ago
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago