Alternatives and similar repositories for risc-v-bare-metal-fake-kernel

Users that are interested in risc-v-bare-metal-fake-kernel are comparing it to the libraries listed below

• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆25Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated this week
• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆44Updated last year
• lupyuen / nuttx-ox64
  Apache NuttX RTOS for Pine64 Ox64 64-bit RISC-V SBC (BouffaloLab BL808)
  ☆40Updated this week
• y2kbugger / baremetal-riscv-renode
  ☆12Updated last year
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆26Updated this week
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆32Updated 10 months ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆104Updated 2 years ago
• chuckb / riscv-helloworld-c
  A bare metal hello world in C for Risc-V using QEMU to test
  ☆13Updated 10 months ago
• esmil / riscv-linux
  Getting started running RISC-V Linux
  ☆18Updated 4 years ago
• ringtailsoftware / zig-minirv32
  Zig RISC-V32 emulator with Linux and baremetal examples
  ☆38Updated 5 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆89Updated 4 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• antoniocgj / RISC-V-ALE
  RISC-V Assembly Learning Environment
  ☆22Updated 8 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆44Updated 3 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆73Updated this week
• devicetree-org / lopper
  ☆41Updated this week
• sgmarz / riscv_msi
  Message Signaled Interrupts for RISC-V
  ☆25Updated 8 months ago
• ZigEmbeddedGroup / uf2
  USB Flashing Format (UF2) for your build.zig
  ☆16Updated 10 months ago
• riscv-rust / gd32vf103-pac
  Peripheral access crate for GD32VF103
  ☆36Updated 6 months ago
• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 4 years ago
• alchitry / Alchitry-Labs-V2
  Full rewrite of Alchitry Labs
  ☆25Updated last month
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆62Updated last year
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆19Updated last week
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 4 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆86Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆40Updated 3 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago