KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi
☆160Jul 20, 2023Updated 3 years ago
Alternatives and similar repositories for tekno-kizil
Users that are interested in tekno-kizil are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆20May 27, 2023Updated 3 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆24Apr 13, 2023Updated 3 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 64-bit RISC-V processor☆18Nov 30, 2022Updated 3 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆215Jun 5, 2021Updated 5 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- Rust dilini en temelden basit örneklerle anlatan, derslerde kullanılmak üzere hazırlanmış açık kaynak slaytlardır.☆55Mar 20, 2024Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆116Jun 11, 2024Updated 2 years ago
- ☆12May 29, 2020Updated 6 years ago
- Optical Systems Engineering Toolkit☆13May 8, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 4 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆21Jun 20, 2023Updated 3 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆139Dec 17, 2023Updated 2 years ago
- a Simple One-Click .Deb Package Installer☆16Sep 17, 2019Updated 7 years ago
- Rotate Your Screen☆10Apr 27, 2019Updated 7 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Jul 24, 2025Updated last year
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Dec 4, 2022Updated 3 years ago
- javascript confirm box design and alert design☆23Dec 1, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The MVC library of CLI development☆83Feb 28, 2022Updated 4 years ago
- ☆24Mar 6, 2025Updated last year
- This repo contains Lyra AI's work in the E-Commerce Hackathon organized by Trendyol and Teknofest.☆11Nov 6, 2024Updated 2 years ago
- Certificate expiration checker for platforms☆12Oct 16, 2026Updated 3 weeks ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 3 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Nov 19, 2023Updated 2 years ago
- A tool for basic security, privacy and optimization settings for windows machines.☆23Oct 27, 2023Updated 3 years ago
- Resmi bir belge değildir. Parti bağımsız, tüm müşahitlerin oy sayımı sırasında hızlı bir şekilde kontrol yapabilmelerini kolaylaştırmak a…☆38May 22, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 8 years ago
- Mintlemon, Türkçe Doğal Dil İşleme Kütüphanesi, Teknofest Türkçe Doğal Dil İşleme Yarışması kapsamında geliştirildi. Nane&Limon Takımı ad…☆44Jun 1, 2024Updated 2 years ago
- TÜRKİYE AÇIK KAYNAK PLATFORMU Pardus Uygulama Geliştirme Yarışması kuralları gereği proje geliştirme ortamı olarak https://kod.pardus.org…☆11May 24, 2021Updated 5 years ago
- Valf is a remote connection tool that allows you to manage your servers.☆20Jun 12, 2021Updated 5 years ago
- another lightdm-greeter☆25Nov 16, 2022Updated 3 years ago
- Teknofest 2024 Sağlıkta Yapay Zeka Yarışması LayerLords Takımı Kodları☆10Oct 10, 2024Updated 2 years ago
- Awesome Speech Dataset, including download links and a brief explanation for each resource. These datasets provide diverse and high-quali…☆28Jul 4, 2025Updated last year