yusfux / KASIRGA-GUNLinks
KASIRGA-GUN | RV32IMCX
☆11Updated last year
Alternatives and similar repositories for KASIRGA-GUN
Users that are interested in KASIRGA-GUN are comparing it to the libraries listed below
Sorting:
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- SystemVerilog Tutorial☆178Updated this week
- 64-bit RISC-V processor☆16Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- 100 Days of RTL☆402Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆25Updated 9 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆272Updated 5 months ago
- ☆15Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Verilog HDL files☆155Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- ☆98Updated last year
- ☆166Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 3 weeks ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆160Updated last year
- ☆13Updated last week
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆54Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated 2 months ago
- lowRISC Style Guides☆461Updated 4 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆100Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆19Updated 4 years ago
- Basic RISC-V Test SoC☆157Updated 6 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 weeks ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆24Updated 6 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆201Updated 8 years ago
- ☆22Updated last year