yusfux / KASIRGA-GUN
KASIRGA-GUN | RV32IMCX
☆12Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for KASIRGA-GUN
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆19Updated last year
- 64-bit RISC-V processor☆12Updated last year
- SystemVerilog Tutorial☆114Updated 11 months ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆111Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- Verilog HDL files☆100Updated 5 months ago
- Basic RISC-V Test SoC☆104Updated 5 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆15Updated 6 months ago
- ☆12Updated 9 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆50Updated 4 months ago
- Pipelined RISC-V RV32I Core in Verilog☆36Updated last year
- opensource EDA tool flor VLSI design☆29Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- This repo provide an index of VLSI content creators and their materials☆136Updated 3 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆84Updated 3 months ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago
- ☆120Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 7 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- ☆99Updated 10 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆12Updated last year