Repository for Hornet RISC-V Core
☆21Sep 15, 2022Updated 4 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆20May 27, 2023Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆24Apr 13, 2023Updated 3 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆18Mar 13, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆13Jun 10, 2026Updated 4 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 2 weeks ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Dec 4, 2022Updated 3 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- ☆10Oct 25, 2022Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- Acquisition and Data Management for Big Science☆13Aug 3, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- KASIRGA - GUN | RV32IMCX☆10Aug 14, 2024Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- ⚡️Official Image-charts Python library☆12Updated this week
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- A high-performance, PPA (Performance, Power, Area) optimized Arithmetic Logic Unit (ALU) designed for a 32-bit processor core. This proje…☆15Oct 21, 2026Updated 2 weeks ago
- A vehicle network analysis and attack tool.☆19Mar 14, 2026Updated 7 months ago
- fbDOOM with RISC-V Vector optimizations☆18Aug 30, 2023Updated 3 years ago
- 3D FPGA Architecture Exploration Tool☆28Jun 22, 2026Updated 4 months ago
- 32-bit Wallace and Dadda Tree Multiplier☆14Jun 26, 2020Updated 6 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12Sep 20, 2021Updated 5 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- MeshMonitor - Monitor what is going on on your meshtastic network☆13Nov 6, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 7 months ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆160Jul 20, 2023Updated 3 years ago
- Universal Memory Interface (UMI)☆172Updated this week
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated last month