Repository for Hornet RISC-V Core
☆19Sep 15, 2022Updated 3 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 2 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated last year
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Dec 4, 2022Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Apr 13, 2023Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- A Simple XML Document Database (University Project)☆10May 30, 2022Updated 3 years ago
- A good place to start from if you're in need of explanations or documentation☆13Aug 18, 2024Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- Bad Apple but it's an SVG using SMIL☆13Aug 30, 2023Updated 2 years ago
- Geant4 EM physics simulation R&D project looking for solutions to reduce the computing performance bottleneck experienced by HEP detector…☆13Nov 14, 2025Updated 3 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- Conway's Game of Life implemented with the Linux framebuffer☆10Dec 28, 2014Updated 11 years ago
- My personal configs / dotfiles / rcfiles / etc.,☆17Mar 13, 2019Updated 6 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated last year
- Challenges for the GRCon 2022 CTF☆10Oct 5, 2022Updated 3 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆60Feb 23, 2026Updated last week
- A library for the Tilt compensated compass GY-953☆12Mar 28, 2016Updated 9 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- This respository consists of the source codes that allow one to realize over-the-air computation for federated edge learning by using Ada…☆19Apr 11, 2025Updated 10 months ago
- NASM/GoLink OpenGL 1k Framework☆12Dec 25, 2017Updated 8 years ago
- Faux DCF77 signal transmitter written in Python☆12Dec 9, 2017Updated 8 years ago
- This repo hold information on the open-standard OVP APIs☆17Dec 11, 2025Updated 2 months ago
- One-handed chorded keyboard layout.☆13Jan 11, 2022Updated 4 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆11Nov 21, 2019Updated 6 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Multichannel RF Reference Architecture (MRFRA) code, utilities, and documentation using USRP SDR☆14Aug 15, 2022Updated 3 years ago