TUTEL-TUBITAK / TEKNOFEST_2023_Cip_Tasarim_YarismasiLinks
Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak için kullanılacaktır.
☆20Updated 2 years ago
Alternatives and similar repositories for TEKNOFEST_2023_Cip_Tasarim_Yarismasi
Users that are interested in TEKNOFEST_2023_Cip_Tasarim_Yarismasi are comparing it to the libraries listed below
Sorting:
- 64-bit RISC-V processor☆16Updated 2 years ago
- ☆13Updated 5 months ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- ☆15Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- SystemVerilog Tutorial☆172Updated 4 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated 3 weeks ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- ☆17Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Verilog HDL files☆153Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆166Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆135Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆137Updated last month
- ☆20Updated last year
- A simple implementation of a UART modem in Verilog.☆155Updated 3 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- Repository for Hornet RISC-V Core☆18Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 2 years ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago