TUTEL-TUBITAK / TEKNOFEST_2023_Cip_Tasarim_YarismasiLinks
Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak için kullanılacaktır.
☆20Updated 2 years ago
Alternatives and similar repositories for TEKNOFEST_2023_Cip_Tasarim_Yarismasi
Users that are interested in TEKNOFEST_2023_Cip_Tasarim_Yarismasi are comparing it to the libraries listed below
Sorting:
- 64-bit RISC-V processor☆16Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆16Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated 10 months ago
- ☆12Updated 2 months ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- ☆17Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Single Cycle RISC MIPS Processor☆33Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆61Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆42Updated 4 years ago
- ☆16Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- ☆19Updated last year
- ☆43Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- UVM and System Verilog Manuals☆43Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year