TUTEL-TUBITAK / TEKNOFEST_2023_Cip_Tasarim_YarismasiLinks
Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak için kullanılacaktır.
☆20Updated 2 years ago
Alternatives and similar repositories for TEKNOFEST_2023_Cip_Tasarim_Yarismasi
Users that are interested in TEKNOFEST_2023_Cip_Tasarim_Yarismasi are comparing it to the libraries listed below
Sorting:
- 64-bit RISC-V processor☆16Updated 2 years ago
- ☆12Updated 5 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- Basic RISC-V Test SoC☆140Updated 6 years ago
- SystemVerilog Tutorial☆166Updated 3 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- ☆15Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated last week
- ☆19Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆22Updated this week
- ☆164Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆133Updated 5 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆135Updated 2 weeks ago
- ☆17Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago