Alternatives and similar repositories for 16QAM-Transmitter-Reciever:

Users that are interested in 16QAM-Transmitter-Reciever are comparing it to the libraries listed below

• xhwhht / FPGA_Digital-modulation
  基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK
  ☆17Updated 3 years ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆18Updated 12 years ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆55Updated 5 years ago
• phthinh / OFDM_802_16
  IEEE 802.16 OFDM-based transceiver system
  ☆23Updated 5 years ago
• mesarcik / DRFM
  Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
  ☆26Updated 3 years ago
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆42Updated 9 years ago
• FlyHighInSky / OFDM-on-FPGA
  ☆15Updated 2 years ago
• phthinh / OFDM_802_11
  IEEE 802.11 OFDM-based transceiver system
  ☆33Updated 7 years ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆28Updated 5 months ago
• qxdn / 16QAM
  16QAM modulation and demodulation by Verilog
  ☆20Updated 4 years ago
• Lcrypto / FEC-Archive-Verilog
  Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…
  ☆62Updated last year
• phthinh / OFDM_802_22
  ☆12Updated 7 years ago
• sainathiyer / Hardware-Implementation-of-Polar-Code-for-5G-Application-on-FPGA
  Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…
  ☆16Updated 3 years ago
• ziruizhu / ofdm
  Toy OFDM Communication System with FPGA
  ☆11Updated 3 years ago
• jouyang3 / FMCW
  Miniature 8GHz FMCW Radar
  ☆11Updated 8 years ago
• darshangm92 / Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board
  Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …
  ☆17Updated 8 years ago
• ajackevic / ELEC5882
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆28Updated 3 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆50Updated 7 years ago
• Noris4est / I2C-FPGA-Verilog-HDL
  In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…
  ☆16Updated 4 years ago
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆46Updated last year
• LHesperus / Radar-Signal-Generation-and-Processing-Experiment
  UESTC-雷达信号产生与处理的设计与验证
  ☆20Updated 5 years ago
• jchengX / MAC_BFM
  wifi
  ☆11Updated 7 years ago
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆17Updated 2 years ago
• audiocircuit / NCSU-Low-Power-RFID
  Verilog code for a low power RFID chip that will communicate with I2C sensors.
  ☆13Updated 10 years ago
• DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decode
  用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调
  ☆35Updated 6 years ago
• Elrori / FMCW_Radar
  FMCW Radar verilog project
  ☆30Updated 4 years ago
• arun1993 / FPGA-Wireless-communication-blocks
  Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
  ☆22Updated 4 years ago
• DexWen / LMS-Adaptive-filter
  LMS-Adaptive Filter implement using verilog and Matlab
  ☆42Updated 8 years ago
• Hyacinth2333 / QC_LDPC-ECC
  NMS_decode
  ☆11Updated 4 years ago
• shin-yamashita / 6th-AI-Edge-Contest
  RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.
  ☆11Updated 2 years ago