Alternatives and similar repositories for HSV:

Users that are interested in HSV are comparing it to the libraries listed below

• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆54Updated 9 months ago
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆20Updated last month
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆148Updated 5 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆131Updated this week
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆158Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆71Updated 7 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆92Updated this week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆152Updated 6 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆72Updated last week
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆103Updated 9 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 9 months ago
• cameronshinn / tiny-tpu
  Small-scale Tensor Processing Unit built on an FPGA
  ☆179Updated 5 years ago
• ucb-bar / sha3
  ☆79Updated last year
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆40Updated 5 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆31Updated 11 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆108Updated this week
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 4 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆148Updated 6 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆103Updated 5 months ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆82Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆91Updated 10 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆189Updated last month
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆193Updated 3 weeks ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆172Updated last week
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆107Updated this week
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆120Updated 9 years ago
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆113Updated 6 months ago