Alternatives and similar repositories for HSV:

Users that are interested in HSV are comparing it to the libraries listed below

• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆20Updated last week
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 3 months ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆231Updated 6 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆88Updated 11 months ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆148Updated last week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆187Updated last month
• fyquah / hardcaml_zprize
  Hardcaml_zprize implements high performance, open source cryptographic solutions for large scale number theoretic transforms (NTT) and mu…
  ☆54Updated 8 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆516Updated this week
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆234Updated 10 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆503Updated this week
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆64Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆140Updated 7 months ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆93Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆64Updated 5 months ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆245Updated 2 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆128Updated last month
• rafaelcalcada / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆168Updated last week
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆107Updated last week
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆154Updated 4 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆168Updated 7 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 4 months ago
• ADimoska / SOMASExtended
  ☆8Updated 2 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆149Updated 5 months ago
• ucb-bar / sha3
  ☆78Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆621Updated last month
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated 6 months ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆204Updated 6 months ago
• ucb-bar / berkeley-hardfloat
  ☆307Updated 5 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆183Updated 3 months ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆401Updated last week