Alternatives and similar repositories for HSV

Users that are interested in HSV are comparing it to the libraries listed below

• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆82Updated last month
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆19Updated 6 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆147Updated this week
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆105Updated 3 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆207Updated 3 months ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆258Updated 3 years ago
• ucb-bar / berkeley-hardfloat
  ☆338Updated 11 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆600Updated this week
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆460Updated 11 months ago
• kcamenzind / BluespecIntroGuide
  An introductory guide to Bluespec (BSV)
  ☆64Updated 6 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆129Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆661Updated 2 months ago
• antonson-j1 / SHA256-Accelerator-Hardware
  This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…
  ☆25Updated 3 years ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆290Updated 3 months ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆108Updated 9 years ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆662Updated 3 months ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆456Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆588Updated last year
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆406Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆466Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆600Updated 3 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆857Updated this week
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆382Updated last month
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆216Updated last week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆293Updated 3 weeks ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆296Updated last week
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆287Updated last month
• ucsc-vama / essent
  high-performance RTL simulator
  ☆175Updated last year
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆155Updated 9 months ago