Alternatives and similar repositories for Project_Brief:

Users that are interested in Project_Brief are comparing it to the libraries listed below

• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• LangProc / langproc-cw
  Compiler coursework repository for Instruction Architectures and Compilers module at Imperial College London
  ☆20Updated last week
• ADimoska / SOMASExtended
  ☆8Updated 2 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated last month
• johnwickerson / HSV
  ☆28Updated 3 months ago
• MatchLab-Imperial / deep-learning-course
  ☆101Updated last week
• OliverKillane / Imperial-Computing-Notes
  A selection of textbook-like course notes for the Imperial College Computing modules.
  ☆73Updated 11 months ago
• MatchLab-Imperial / machine-learning-course
  ☆12Updated 2 years ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆148Updated last week
• milestone12 / JSON.sv
  SystemVerilog package for reading, manipulating, and writing JSON-formatted data
  ☆9Updated 3 years ago
• EECS150 / fpga_labs_fa22
  ☆19Updated 2 years ago
• edstott / EEE1labs
  ☆30Updated this week
• eml-eda / messy
  Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS
  ☆13Updated this week
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆12Updated 8 years ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆43Updated last month
• simon-staal / Odyssey_C_Compiler
  This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture…
  ☆18Updated 2 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆93Updated this week
• mesham / pynq_api
  C API drivers for PYNQ FPGA board
  ☆33Updated last year
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆46Updated 2 weeks ago
• andrewboutros / rad-flow
  The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…
  ☆33Updated last month
• VeriGOOD-ML / public
  ☆56Updated last year
• kimkoech / Systolic-Array
  C++ SystemC Implementation of a Systolic Array
  ☆11Updated 4 years ago
• ahirsharan / 32-Bit-Floating-Point-Adder
  Verilog Implementation of 32-bit Floating Point Adder
  ☆36Updated 4 years ago
• qiyangjie / Xilinx_HLS_Study_Notes
  Study notes and tutorial for xilinx hls
  ☆15Updated 3 years ago
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆27Updated last year
• kiabuzz / CompressedLUT
  A tool to generate optimized hardware files for univariate functions.
  ☆27Updated 11 months ago
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆133Updated last week
• rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_Design
  Development area for another repo: Learn_Bluespec_and_RISCV_Design
  ☆12Updated 2 months ago
• Xilinx / merlin-compiler
  ☆57Updated last year
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆36Updated 4 months ago