janestreet / hardcaml
Hardcaml is an OCaml library for designing hardware.
☆670Updated this week
Related projects ⓘ
Alternatives and complementary repositories for hardcaml
- Where Lions Roam: RISC-V on the VELDT☆249Updated 3 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆499Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆396Updated 2 years ago
- Sail architecture definition language☆621Updated this week
- Bluespec Compiler (BSC)☆954Updated this week
- Fearless hardware design☆161Updated this week
- A core language for rule-based hardware design 🦑☆140Updated last month
- The MaPLe compiler for efficient and scalable parallel functional programming☆347Updated 2 weeks ago
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,442Updated this week
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆66Updated last year
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- A library for building dynamic webapps, using Js_of_ocaml☆366Updated 2 weeks ago
- an educational compiler intermediate representation☆574Updated 3 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- FPGA Haskell machine with game changing performance. Reduceron is Matthew Naylor, Colin Runciman and Jason Reich's high performance FPGA …☆422Updated last week
- Tutorial on Multicore OCaml parallel programming with domainslib☆283Updated 8 months ago
- A work-in-progress language and compiler for verified low-level programming☆296Updated last week
- Multicore OCaml☆762Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- FOSS Flow For FPGA☆361Updated last month
- Sail RISC-V model☆462Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆357Updated last year
- CakeML: A Verified Implementation of ML☆964Updated this week
- Hazel, a live functional programming environment with typed holes☆803Updated this week
- Flexible Intermediate Representation for RTL☆731Updated 3 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆889Updated this week
- Veryl: A Modern Hardware Description Language☆513Updated this week
- Modular hardware build system☆862Updated this week
- Jane Street Capital's asynchronous execution library☆207Updated 2 weeks ago