Alternatives and similar repositories for langproc-cw

Users that are interested in langproc-cw are comparing it to the libraries listed below

• clemenkok / IAC0
  The Missing Gaps
  ☆10Updated last year
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 6 months ago
• johnwickerson / HSV
  ☆29Updated 3 months ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆173Updated 2 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆303Updated last month
• NVlabs / VerilogCoder
  ☆51Updated 5 months ago
• ichi4096 / vivado-on-silicon-mac
  Installs Vivado on M1/M2/M3 macs
  ☆456Updated 10 months ago
• ferrandi / PandA-bambu
  PandA-bambu public repository
  ☆274Updated last month
• NVlabs / cvdp_benchmark
  ☆60Updated last week
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆285Updated last week
• ahmad-mirsalari / PULP
  A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.
  ☆24Updated 2 years ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆220Updated 2 weeks ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆145Updated last year
• KULeuven-MICAS / snax-mlir
  Driving Snax with MLIR
  ☆14Updated last week
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆127Updated 9 months ago
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆37Updated 4 months ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆38Updated 6 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆116Updated 4 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆125Updated this week
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆380Updated last month
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆257Updated 2 weeks ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆65Updated last year
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆299Updated 3 months ago
• yhqiu16 / FDRA
  DRA+RISC-V Exploration Framework
  ☆16Updated last year
• SRA-VJTI / synapse32
  An inhouse RISC-V 32-bits CPU
  ☆16Updated last month
• bytedance / emuMonitor
  emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.
  ☆12Updated 8 months ago
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆69Updated last year
• ahirsharan / 32-Bit-Floating-Point-Adder
  Verilog Implementation of 32-bit Floating Point Adder
  ☆40Updated 5 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆206Updated 2 months ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆205Updated last week