Alternatives and similar repositories for langproc-cw

Users that are interested in langproc-cw are comparing it to the libraries listed below

• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 5 months ago
• ADimoska / SOMASExtended
  ☆8Updated 5 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated 3 months ago
• johnwickerson / HSV
  ☆29Updated 5 months ago
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆162Updated 2 weeks ago
• edstott / EEE2Rover
  ☆1Updated last year
• edstott / EEE1labs
  ☆29Updated 2 months ago
• simon-staal / Odyssey_C_Compiler
  This repository contains the preprocessed C90 to MIPS assembly compiler produced as part of the EIE 2nd Year Instruction Set Architecture…
  ☆18Updated 2 years ago
• abuebayyeh / imperial_eee_machine_learning_course
  Here you can find the Python exercises for ML course
  ☆13Updated 6 months ago
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆25Updated 4 years ago
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆51Updated last year
• Hari545543 / RISC-V-RV32I
  RISC-V RV32I CPU core
  ☆21Updated 2 years ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆370Updated this week
• aseddin / ece_4305
  Code associated with Cal Poly Pomona's ECE 4305
  ☆35Updated 3 years ago
• muditbhargava66 / High-Frequency-Trading-FPGA-System
  The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, orde…
  ☆97Updated last year
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆104Updated 4 years ago
• ferrandi / PandA-bambu
  PandA-bambu public repository
  ☆266Updated this week
• Xilinx / logicnets
  ☆93Updated 11 months ago
• Xilinx / xup_high_level_synthesis_design_flow
  AMD University Program HLS tutorial
  ☆94Updated 6 months ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆103Updated 2 years ago
• hakanmerdan / EEEBalanceBug
  ☆28Updated last year
• Xilinx / XilinxBoardStore
  ☆287Updated this week
• edstott / EE2Project
  EEE2/EIE2 Group Project
  ☆14Updated this week
• kartiksamtani / 100DaysOfRTL
  This is a passion project where I aim to explore the RTL design topics of my interest.
  ☆14Updated 2 weeks ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆62Updated 9 months ago
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆170Updated this week
• tms4517 / 2D-Systolic-Array-Multiplier
  2D Systolic Array Multiplier
  ☆13Updated last year
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆126Updated last year
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆46Updated 10 months ago