Alternatives and similar repositories for langproc-cw:

Users that are interested in langproc-cw are comparing it to the libraries listed below

• clemenkok / IAC0
  The Missing Gaps
  ☆9Updated last year
• EIE2-IAC-Labs / Project_Brief
  ☆1Updated 3 months ago
• ADimoska / SOMASExtended
  ☆8Updated 2 months ago
• johnwickerson / HSV
  ☆28Updated 3 months ago
• Aaron-Zhao123 / ELEC50009
  Course material for ELEC50009
  ☆16Updated last month
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆148Updated last week
• cornell-zhang / allo
  Allo: A Programming Model for Composable Accelerator Design
  ☆200Updated this week
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆133Updated last week
• edstott / EEE1labs
  ☆30Updated this week
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆129Updated last month
• EECS150 / fpga_labs_fa22
  ☆19Updated 2 years ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆193Updated 4 months ago
• eml-eda / messy
  Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS
  ☆13Updated this week
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆190Updated last week
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆234Updated this week
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆142Updated 8 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆327Updated last month
• Xilinx / xup_embedded_system_design_flow
  AMD Xilinx University Program Embedded tutorial
  ☆33Updated 2 years ago
• mesham / pynq_api
  C API drivers for PYNQ FPGA board
  ☆33Updated last year
• hakanmerdan / EEEBalanceBug
  ☆28Updated last year
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆210Updated last year
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆164Updated this week
• Buck008 / Transformer-Accelerator-Based-on-FPGA
  You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…
  ☆153Updated 11 months ago
• gnodipac886 / ViT-FPGA-TPU
  FPGA based Vision Transformer accelerator (Harvard CS205)
  ☆104Updated 3 weeks ago
• cameronshinn / tiny-tpu
  Small-scale Tensor Processing Unit built on an FPGA
  ☆158Updated 5 years ago
• neurosim / MLP_NeuroSim_V3.0
  Benchmark framework of synaptic device technologies for a simple neural network
  ☆197Updated 3 years ago
• scalesim-project / scale-sim-v2
  Repository to host and maintain scale-sim-v2 code
  ☆266Updated this week
• cathalmccabe / PYNQ_tutorials
  ☆79Updated last year
• SamsungLabs / Butterfly_Acc
  The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …
  ☆121Updated last year
• bol-edu / 2022-fall-ntu
  ☆30Updated 5 months ago