Controller module for RISC-V core CI/CD
☆17May 23, 2025Updated last year
Alternatives and similar repositories for processor_ci_controller
Users that are interested in processor_ci_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 2 months ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 2D physics engine for games.☆21Updated this week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- The missing part of your WM, a customizable battery notifier for Linux (?Lightweight battery daemon)☆24Jun 13, 2026Updated 3 weeks ago
- A privacy-focused voice communication server and client, inspired by TeamSpeak, built entirely in Go.☆113May 24, 2026Updated last month
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- NOAFtodo - an ncurses TODO-manager No One Asked For☆18Mar 11, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Convert Verilog to a Hardcaml design☆22May 18, 2026Updated last month
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Centralized repository for the low level drivers developed by Zenith Aerospace☆12Mar 7, 2025Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- ☆21Mar 25, 2024Updated 2 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 2 months ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- ☆25Jan 12, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- Open-source PDK version manager☆54Jun 27, 2026Updated last week
- Object-state-based & entity component system (ECS) 2D framework written in C++ 17.☆20Sep 9, 2024Updated last year
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Development of a complete environment to teach and learn computer architecture, VHDL processor design and Assembly language☆85Jun 18, 2026Updated 2 weeks ago
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- A very simple computer written in Verilog, with a Python test bench☆20Jun 27, 2018Updated 8 years ago
- Projeto open-source de end-device LoRaWAN com ESP32, sensor BMP180 e FreeRTOS☆20Jul 11, 2020Updated 5 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 3 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago