Controller module for RISC-V core CI/CD
☆18Sep 17, 2026Updated last month
Alternatives and similar repositories for processor_ci_controller
Users that are interested in processor_ci_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Oct 2, 2026Updated last month
- Processor CI project Website☆10Oct 5, 2026Updated last month
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 10 months ago
- Portable four-parameter vital signs monitor (ECG, SpO2, temperature, respiration) built on ESP32. Biomedical engineering bachelor's proje…☆18Jul 9, 2026Updated 3 months ago
- Many developers, many microgames!☆35Apr 18, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- An Affective Platform for AI in an Interdisciplinary Setting☆12May 25, 2026Updated 5 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆14Nov 27, 2021Updated 4 years ago
- Heatmap generator for ZMK and QMK based keyboards☆18Nov 7, 2025Updated last year
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Just an experimental API project written in Rust☆10Mar 8, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Distributed Earthquake Early Warning (EEW) system built on low-cost ESP32-C3 IoT sensors with Zero-Trust security, multi-node epicenter t…☆24Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2D physics engine for games.☆21Jul 5, 2026Updated 4 months ago
- Flash the text you just yanked☆15Nov 25, 2025Updated 11 months ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- ☆17Jan 27, 2025Updated last year
- A new memory mapping interface for efficient direct user-space access to byte-addressable storage, published in MICRO2022.☆15Sep 29, 2022Updated 4 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Jogo de Damas em Python utilizando o framework Pygame.☆10Nov 11, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Build scripts of ci.rvperf.org☆12Sep 23, 2026Updated last month
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 3 years ago
- A simple batch script that executes every X seconds and automatically pushes the contents of the specified directory to your GitHub repos…☆35Jul 10, 2024Updated 2 years ago
- ☆24Oct 24, 2026Updated last week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Official Python SDK for RAIL Score. LLM evaluation across 8 dimensions, guardrails, safe regeneration, agent tool-call eval, and complian…☆15Jun 12, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆78Oct 15, 2026Updated 3 weeks ago
- grift is a no_std no_alloc no_unsafe lisp for bare-metal devices☆18Updated this week
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- My dotfiles☆20Sep 20, 2022Updated 4 years ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆25Mar 12, 2020Updated 6 years ago
- Convert Verilog to a Hardcaml design☆23Updated this week
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago