t-crest / patmos-benchmarksLinks
A collection of benchmarks and tests for the Patmos processor and compiler
☆17Updated 9 months ago
Alternatives and similar repositories for patmos-benchmarks
Users that are interested in patmos-benchmarks are comparing it to the libraries listed below
Sorting:
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆84Updated last year
- A heterogeneous architecture timing model simulator.☆165Updated this week
- ROB size testing utility☆157Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 2 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Multi2Sim source code☆130Updated 6 years ago
- gem5 configuration for intel's skylake micro-architecture☆51Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ILA Model Database☆23Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- The MiBench testsuite, extended for use in general embedded environments☆101Updated 12 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆125Updated 4 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- RTLCheck☆22Updated 6 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆140Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago