Alternatives and similar repositories for patmos-benchmarks

Users that are interested in patmos-benchmarks are comparing it to the libraries listed below

• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆138Updated 3 years ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆88Updated 4 years ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆130Updated 3 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆34Updated 3 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 8 years ago
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆34Updated 7 years ago
• boegel / MICA
  a Pin tool for collecting microarchitecture-independent workload characteristics
  ☆60Updated last year
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆129Updated 6 years ago
• arm-university / arm-gem5-rsk
  Official repository of the Arm Research Starter Kit on System Modeling using gem5
  ☆116Updated last month
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆33Updated 5 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆63Updated 2 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• travisdowns / robsize
  ROB size testing utility
  ☆156Updated 3 years ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆163Updated 8 months ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆59Updated 9 months ago
• afborchert / pointer-chasing
  Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations
  ☆84Updated last year
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆48Updated 3 years ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆101Updated 12 years ago
• jfunston / MultiCacheSim
  A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)
  ☆23Updated 6 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated last month
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 6 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 5 years ago
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆24Updated 7 years ago
• Minres / DBT-RISE-RISCV
  An instruction set simulator based on DBT-RISE implementing the RISC-V ISA
  ☆35Updated this week
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆23Updated 4 years ago