Alternatives and similar repositories for patmos-benchmarks:

Users that are interested in patmos-benchmarks are comparing it to the libraries listed below

• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆14Updated 8 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆47Updated 3 years ago
• stanford-mast / zsim
  A fast and scalable x86-64 multicore simulator
  ☆31Updated 3 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆19Updated 6 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• PrincetonUniversity / MosaicSim
  Heterogeneous simulator for DECADES Project
  ☆31Updated 8 months ago
• ccelio / Speckle
  A wrapper for the SPEC CPU2006 benchmark suite.
  ☆86Updated 3 years ago
• ucb-bar / ccbench
  Memory System Microbenchmarks
  ☆62Updated 2 years ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆134Updated 3 years ago
• embecosm / mibench
  The MiBench testsuite, extended for use in general embedded environments
  ☆87Updated 12 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• boegel / MICA
  a Pin tool for collecting microarchitecture-independent workload characteristics
  ☆60Updated last year
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆22Updated 6 years ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆82Updated last year
• stevenpelley / atomic-memory-trace
  PIN-tool to produce multi-threaded atomic memory traces
  ☆36Updated 11 years ago
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆28Updated 5 months ago
• sfu-arch / needle
  ☆14Updated 2 years ago
• aakahlow / gem5Valid_Haswell
  ☆18Updated 5 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• tacle / tacle-bench
  TACLe Benchmarks
  ☆41Updated 3 months ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 8 years ago
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆46Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 7 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆42Updated last year
• UT-LCA / Scalability-Phase-Simpoint-of-SPEC-CPU2017
  ☆30Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 4 months ago