t-crest / patmos-benchmarksLinks
A collection of benchmarks and tests for the Patmos processor and compiler
☆18Updated last year
Alternatives and similar repositories for patmos-benchmarks
Users that are interested in patmos-benchmarks are comparing it to the libraries listed below
Sorting:
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 3 weeks ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- ☆20Updated 5 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- ROB size testing utility☆158Updated 3 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- A powerful and modern open-source architecture description language.☆45Updated 8 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆141Updated 5 years ago
- Stable, non-KVM version of PTLsim.☆29Updated 9 years ago
- A heterogeneous architecture timing model simulator.☆172Updated 2 months ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- RTLCheck☆23Updated 7 years ago
- The MiBench testsuite, extended for use in general embedded environments☆108Updated 13 years ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 5 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year