t-crest / patmos-benchmarksLinks
A collection of benchmarks and tests for the Patmos processor and compiler
☆18Updated last year
Alternatives and similar repositories for patmos-benchmarks
Users that are interested in patmos-benchmarks are comparing it to the libraries listed below
Sorting:
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆173Updated 4 months ago
- PTLsim and QEMU based Computer Architecture Research Simulator☆130Updated 3 years ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- Memory System Microbenchmarks☆65Updated 2 years ago
- ☆13Updated 3 years ago
- Multi2Sim source code☆134Updated 6 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- ☆21Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ROB size testing utility☆158Updated 4 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆62Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Extremely Simple Microbenchmarks☆39Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆141Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- COATCheck☆13Updated 7 years ago
- The Contech analysis framework provides the means for generating and analyzing task graphs that enable computer architects and programmer…☆53Updated last month
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 6 years ago
- gem5 configuration for intel's skylake micro-architecture☆53Updated 4 years ago
- ☆40Updated 3 years ago
- RTLCheck☆24Updated 7 years ago