fastmachinelearning / hls4ml-live-demoLinks
Live demo of hls4ml on embedded platforms such as the Pynq-Z2
☆12Updated last year
Alternatives and similar repositories for hls4ml-live-demo
Users that are interested in hls4ml-live-demo are comparing it to the libraries listed below
Sorting:
- Models and examples built with hls4ml☆12Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 3 weeks ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆39Updated 6 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Updated last week
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated 2 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆42Updated 7 months ago
- Tutorial notebooks for hls4ml☆404Updated 3 weeks ago
- NeuraLUT-Assemble☆47Updated 5 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆243Updated 5 months ago
- Vitis HLS Library for FINN☆214Updated last month
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Library of approximate arithmetic circuits☆62Updated 3 weeks ago
- ☆35Updated 6 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 3 weeks ago
- Fast inference of Boosted Decision Trees in FPGAs☆57Updated 2 weeks ago
- PYNQ Composabe Overlays☆74Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆170Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆77Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Updated 2 years ago
- ☆65Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆76Updated 5 years ago
- ☆57Updated 7 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Updated 4 months ago