Alternatives and similar repositories for hls4ml-live-demo

Users that are interested in hls4ml-live-demo are comparing it to the libraries listed below

• IMPETUS-UdeS / rule4ml
  Resource Utilization and Latency Estimation for ML on FPGA.
  ☆14Updated this week
• habibaouinti / NPU_X_Interface
  Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.
  ☆11Updated 10 months ago
• Xilinx / PYNQ-ZU
  PYNQ-ZU, AUP UltraScale+ MPSoC academic board
  ☆26Updated this week
• VLSIDA / sky130_sram_macros
  ☆12Updated last year
• Fiwo735 / Transformer_Neural_Network_HLS
  ☆14Updated 3 years ago
• MicrochipTech / fpga-hls-examples
  Open-Source HLS Examples for Microchip FPGAs
  ☆45Updated last week
• ipbus / ipbb
  IPbus Builder Tool
  ☆14Updated 3 weeks ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆85Updated last month
• lllibano / LABFT
  A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…
  ☆15Updated last year
• fastmachinelearning / qonnx_model_zoo
  Model zoo for the Quantized ONNX (QONNX) model format
  ☆12Updated 3 weeks ago
• jmduarte / HLS_hls4ml_Tutorial
  HLS & hls4ml Tutorial
  ☆10Updated 4 years ago
• Xilinx / Alveo-PYNQ
  Introductory examples for using PYNQ with Alveo
  ☆51Updated 2 years ago
• dsa-shua / FPGA-SystolicArray
  Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis
  ☆7Updated last year
• Xilinx / mlir-xten
  ☆15Updated last week
• SystemRDL / PeakRDL-cheader
  ☆11Updated last month
• The-OpenROAD-Project / ORAssistant
  OpenROAD's Chatbot Assistant
  ☆19Updated this week
• jasonlin316 / Systolic-Array-for-Smith-Waterman
  This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …
  ☆26Updated 6 years ago
• Xilinx / PYNQ_Composable_Pipeline
  PYNQ Composabe Overlays
  ☆73Updated last year
• OFS / ofs-agx7-pcie-attach
  ☆15Updated 2 weeks ago
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆90Updated 6 months ago
• cornell-brg / pyhdl-eval
  LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs
  ☆16Updated 10 months ago
• Xilinx / ZCU111-PYNQ
  Board files to build the ZCU111 PYNQ image
  ☆19Updated 2 years ago
• AlexMontgomerie / fpgaconvnet-hls
  ☆30Updated 8 months ago
• jmjos / ratatoskr
  Ratatoskr NoC Simulator
  ☆27Updated 4 years ago
• debtanu09 / systolic_array_matrix_multiplier
  This is a verilog implementation of 4x4 systolic array multiplier
  ☆57Updated 4 years ago
• MakarenaLabs / Common-PL-Devices-on-PYNQ
  Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)
  ☆38Updated 4 years ago
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆37Updated 3 weeks ago
• Xilinx / logicnets
  Train and deploy LUT-based neural networks on FPGAs
  ☆97Updated last year
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated last week
• muhammadaldacher / Layout-Design-for-an-8-bit-Microprocessor
  Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…
  ☆14Updated 4 years ago