fastmachinelearning / hls4ml-live-demoLinks
Live demo of hls4ml on embedded platforms such as the Pynq-Z2
☆11Updated last year
Alternatives and similar repositories for hls4ml-live-demo
Users that are interested in hls4ml-live-demo are comparing it to the libraries listed below
Sorting:
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆36Updated 3 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated this week
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆27Updated last week
- Vitis HLS Library for FINN☆209Updated last month
- Models and examples built with hls4ml☆12Updated 5 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆15Updated last month
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Library of approximate arithmetic circuits☆56Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆129Updated last year
- Dataflow QNN inference accelerator examples on FPGAs☆236Updated 2 months ago
- Tutorial notebooks for hls4ml☆388Updated last week
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆202Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 3 months ago
- Fast inference of Boosted Decision Trees in FPGAs☆57Updated last week
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- ☆44Updated last year
- ☆60Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆158Updated this week
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated this week
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- NeuraLUT-Assemble☆43Updated 2 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago