fastmachinelearning / hls4ml-live-demoLinks
Live demo of hls4ml on embedded platforms such as the Pynq-Z2
☆10Updated 10 months ago
Alternatives and similar repositories for hls4ml-live-demo
Users that are interested in hls4ml-live-demo are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆26Updated 2 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated last month
- PYNQ Composabe Overlays☆73Updated last year
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- ☆30Updated 7 months ago
- Open-Source HLS Examples for Microchip FPGAs☆45Updated this week
- ☆94Updated last year
- Models and examples built with hls4ml☆12Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- HLS & hls4ml Tutorial☆10Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- ☆58Updated 5 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 2 months ago
- ☆14Updated 3 years ago
- ☆65Updated 2 weeks ago
- Model zoo for the Quantized ONNX (QONNX) model format☆12Updated last month
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year