Alternatives and similar repositories for CacheSimulator

Users that are interested in CacheSimulator are comparing it to the libraries listed below

• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆45Updated 8 years ago
• agyaglikci / mcsima-plus
  ☆13Updated 10 years ago
• gthparch / macsim
  A heterogeneous architecture timing model simulator.
  ☆174Updated 4 months ago
• cdsc-github / parade-ara-simulator
  PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration
  ☆48Updated 3 years ago
• jimstevens2001 / HybridSim
  Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory
  ☆17Updated last year
• uwsampa / mcpat
  McPAT modeling framework
  ☆12Updated 11 years ago
• estwings57 / CasHMC
  CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube
  ☆23Updated 7 years ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆33Updated last year
• miglopst / PIM_NDP_papers
  ☆70Updated 5 years ago
• CMU-SAFARI / GPGPUSim-Ramulator
  The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…
  ☆59Updated 6 years ago
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆56Updated 4 years ago
• PrincetonUniversity / ttm-cas
  ☆17Updated 2 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆33Updated 5 months ago
• yonseicasl / NeuroSpector
  NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators
  ☆21Updated 10 months ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆71Updated 5 years ago
• stanford-mast / zsim
  A fast and scalable x86-64 multicore simulator
  ☆31Updated 4 years ago
• VIA-Research / uPIMulator
  ☆166Updated last year
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆25Updated 6 months ago
• Krishnaps / Gem5-PCI-Express
  Gem5 with PCI Express integrated.
  ☆23Updated 7 years ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆76Updated 4 months ago
• halfmanli / ChipletDesignFlow
  ☆14Updated last year
• suchandler96 / gem5-NVDLA
  ☆42Updated 10 months ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆22Updated last year
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆63Updated last year
• dskarlatos / ElasticCuckooHashing
  (elastic) cuckoo hashing
  ☆15Updated 5 years ago
• litz-lab / scarab
  ☆31Updated last week
• fpgasystems / FPGA-Recommendation-Accelerator
  MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
  ☆19Updated 4 years ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆85Updated 2 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆80Updated 3 weeks ago