auxiliary / CacheSimulator
A cache simulator in python
☆21Updated 7 years ago
Related projects: ⓘ
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 5 months ago
- ☆13Updated 9 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆60Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆17Updated last year
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆16Updated 4 months ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆45Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 8 months ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- ☆9Updated 2 years ago
- A Toy-Purpose TPU Simulator☆10Updated 3 months ago
- ☆18Updated 3 years ago
- McPAT modeling framework☆11Updated 9 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆13Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆11Updated 3 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆10Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆16Updated last month
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆11Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆28Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- ☆30Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆58Updated 9 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆43Updated 2 weeks ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆18Updated 4 years ago