Alternatives and similar repositories for VANS:

Users that are interested in VANS are comparing it to the libraries listed below

• TheNetAdmin / LENS-VANS
  Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]
  ☆33Updated 3 years ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆46Updated last year
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆33Updated 9 months ago
• Sys-KU / AutoTiering
  [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆45Updated 3 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆46Updated 8 months ago
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆37Updated 4 years ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆44Updated 5 months ago
• clusterfarmem / cfm
  Cluster Far Mem, framework to execute single job and multi job experiments using fastswap
  ☆21Updated last year
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• spypaul / MQSim_CXL
  ☆69Updated last year
• cuhk-mass / hemem
  A mirror of https://bitbucket.org/ajaustin/hemem/src/sosp-submission/
  ☆21Updated 2 years ago
• ISCS-ZJU / NVAlloc
  Source code for NVAlloc-ASPLOS'22
  ☆31Updated 3 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• cosmoss-jigu / memtis
  Tiered memory management
  ☆74Updated 8 months ago
• cyjseagull / gem5-nvmain-hybrid-simulator
  gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system
  ☆76Updated 5 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆75Updated 3 years ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆70Updated last month
• basicthinker / ThyNVM
  ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…
  ☆29Updated 7 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 2 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆24Updated last year
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆18Updated last year
• spypaul / MQSim_CXL_Linux
  ☆26Updated last year
• lingfenghsiang / Persistent-Memory-Study
  ☆26Updated 3 years ago
• bsc-mem / Mess-benchmark
  A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…
  ☆32Updated this week
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated this week
• intel / intel-pmwatch
  ☆35Updated 2 years ago
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆27Updated last year
• oscarlab / mosaic-asplos23-artifacts
  ☆16Updated 2 years ago
• ysarch-lab / nimble_page_management_userspace
  ☆13Updated 6 years ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆14Updated 3 years ago