Alternatives and similar repositories for CUDA_C_and_GPU:

Users that are interested in CUDA_C_and_GPU are comparing it to the libraries listed below

• Xilinx / KRS
  The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…
  ☆52Updated 3 months ago
• amd / Kria-RoboticsAI
  ☆17Updated last year
• ros-acceleration / acceleration_firmware_kr260
  KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.
  ☆10Updated 2 years ago
• DIII-SDU-Group / MPSoC4Drones
  MPSoC architecture for accelerating drone components and interfacing with ROS2.
  ☆18Updated last year
• ros-acceleration / community
  ROS 2 Hardware Acceleration Working Group community governance model & list of projects
  ☆64Updated last year
• JdeRobot / FPGA-robotics
  Verilog library for developing robotics applications using FPGAs
  ☆67Updated 8 months ago
• arm-university / Embedded-Systems-Fundamentals
  This textbook gives students an understanding of the most important topics in embedded systems design using a coherent, compelling and h…
  ☆14Updated 4 months ago
• kmkalpana2001 / DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
  ☆28Updated 11 months ago
• rockyco / pulseDetector
  LLM-Aided FPGA Design for Signal Processing Applications
  ☆21Updated last month
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆17Updated 5 months ago
• Marco-Winzker / NN_Pattern_FPGA
  Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…
  ☆23Updated 10 months ago
• vinayrayapati / iiitb_rv32i
  ☆13Updated 2 years ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆58Updated 4 months ago
• arunkpv / vsd-hdp
  ☆16Updated 8 months ago
• RClabiisc / I2SRV32-V-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆26Updated 9 months ago
• vasanza / MSI-VHDL
  ☆21Updated last year
• Marco-Winzker / FPGA-Vision
  Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …
  ☆33Updated 10 months ago
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆45Updated 2 months ago
• RClabiisc / I2SRV64-SS-v1
  Reconfigurable Computing Lab, DESE, Indian Institiute of Science
  ☆22Updated 9 months ago
• pulp-platform / pulp-detector
  ☆13Updated 3 months ago
• srimanthtenneti / Hell_Fire_SoC_Demo
  ☆21Updated 5 months ago
• Rishabh-zhcet / 3DOF_RoboticArmFPGA
  This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…
  ☆19Updated 2 years ago
• fayizferosh / soc-design-and-planning-nasscom-vsd
  2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…
  ☆17Updated 11 months ago
• Akash-Perla / ASIC-Design
  This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)
  ☆12Updated 4 months ago
• ECASLab / cynq
  PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
  ☆23Updated last month
• hughbyrne10 / 100daysofRTL
  100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…
  ☆26Updated last year
• merledu / azadi-soc
  Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
  ☆29Updated last year
• Divyansh03 / FIR-Filter-in-Verilog
  FIR Filter in Verilog
  ☆12Updated 5 years ago
• Xilinx / Vitis_Model_Composer
  Vitis Model Composer Examples and Tutorials
  ☆94Updated last week
• Manish4403 / RISC_V_with_ICACHE
  ☆13Updated 4 months ago