zhutmost / edgeboardLinks
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆25Updated last year
Alternatives and similar repositories for edgeboard
Users that are interested in edgeboard are comparing it to the libraries listed below
Sorting:
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆23Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- ☆31Updated 5 years ago
- 国产VU13P加速卡资料☆73Updated 3 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Video Stream Scaler☆40Updated 10 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆26Updated 9 months ago
- fpga based nes box☆31Updated 3 years ago
- ☆67Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆25Updated last week
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated last month
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆34Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago