zhutmost / edgeboardLinks
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆28Updated 2 years ago
Alternatives and similar repositories for edgeboard
Users that are interested in edgeboard are comparing it to the libraries listed below
Sorting:
- 国产VU13P加速卡资料☆79Updated 7 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆25Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆125Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- FPGA Technology Exchange Group相关文件管理☆53Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- understanding of cocotb (In Chinese Only)☆19Updated 4 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆138Updated last year
- AXI-4 RAM Tester Component☆20Updated 5 years ago
- ☆79Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆111Updated last year
- ☆37Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆142Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago