zhutmost / edgeboard
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆23Updated last year
Related projects ⓘ
Alternatives and complementary repositories for edgeboard
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆37Updated 4 months ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆20Updated 8 months ago
- FPGA Technology Exchange Group相关文件管理☆39Updated 11 months ago
- 国产VU13P加速卡资料☆58Updated 6 months ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆21Updated 6 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆47Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆21Updated last year
- Video Stream Scaler☆40Updated 10 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆17Updated 9 months ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated last month
- USB 2.0 Device IP Core☆52Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- ☆18Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆20Updated 2 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated this week
- fpga based nes box☆28Updated 3 years ago
- ☆28Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆62Updated 5 months ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆25Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year