zhutmost / edgeboardLinks
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆30Updated 2 years ago
Alternatives and similar repositories for edgeboard
Users that are interested in edgeboard are comparing it to the libraries listed below
Sorting:
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆27Updated 3 years ago
- 国产VU13P加速卡资料☆83Updated 10 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- understanding of cocotb (In Chinese Only)☆20Updated 8 months ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- ☆82Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆118Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- PYNQ Composabe Overlays☆74Updated last year
- SpinalHDL-tutorial based on Jupyter Notebook☆151Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Updated 2 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 9 months ago
- Cortex M0 based SoC☆76Updated 4 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133Updated 5 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Updated last year
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆72Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆38Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆75Updated 4 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago