zhutmost / edgeboardLinks
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆25Updated last year
Alternatives and similar repositories for edgeboard
Users that are interested in edgeboard are comparing it to the libraries listed below
Sorting:
- 国产VU13P加速卡资料☆73Updated 2 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- understanding of cocotb (In Chinese Only)☆17Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- ☆64Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- ☆31Updated 5 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- YPCB-00338-1P1 Hack☆47Updated 5 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 weeks ago