zhutmost / edgeboardLinks
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆26Updated 2 years ago
Alternatives and similar repositories for edgeboard
Users that are interested in edgeboard are comparing it to the libraries listed below
Sorting:
- 国产VU13P加速卡资料☆77Updated 6 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆70Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆24Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆134Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆107Updated last year
- FPGA Technology Exchange Group相关文件管理☆51Updated last week
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- ☆78Updated 3 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 3 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year
- SDRAM controller with AXI4 interface☆97Updated 6 years ago
- ☆24Updated 8 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆34Updated last week
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆155Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- ☆31Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year