zhutmost / edgeboardLinks
Make Baidu EdgeBoard Lite as a general Zynq FPGA development board
☆29Updated 2 years ago
Alternatives and similar repositories for edgeboard
Users that are interested in edgeboard are comparing it to the libraries listed below
Sorting:
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- 国产VU13P加速卡资料☆79Updated 9 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆26Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- ☆37Updated 7 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- ☆80Updated 3 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆27Updated 2 years ago
- understanding of cocotb (In Chinese Only)☆20Updated 6 months ago
- configurable cordic core in verilog☆53Updated 11 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- ☆19Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆127Updated 3 years ago
- PYNQ Composabe Overlays☆73Updated last year
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频 编码器,可实现视频压缩。☆141Updated last year
- ☆31Updated 6 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 7 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆71Updated 7 months ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago