knowm / memristor-models-4-all
This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.
☆102Updated 5 years ago
Related projects: ⓘ
- Modeling of memristors in LTSpise environment☆16Updated last year
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆38Updated 4 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆152Updated 5 years ago
- ☆34Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- Fully opensource spiking neural network accelerator☆119Updated last year
- CrossSim: accuracy simulation of analog in-memory computing☆114Updated 2 months ago
- memristor 1T1R array based CNN and ConvLSTM☆61Updated 5 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆25Updated last year
- Verilog and Python drivers and APIs for Neurram 48-core chip☆28Updated 2 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆140Updated 3 weeks ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- Memristor modeling artifacts (including a model for use with LTspice)☆12Updated last year
- ReRAM implementation on CNN☆17Updated 5 years ago
- ☆81Updated 4 years ago
- ☆12Updated this week
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆134Updated 4 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- ☆8Updated 4 years ago
- ☆39Updated 7 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago