Cycle-accurate ARMv6-M simulator
☆16Feb 9, 2018Updated 8 years ago
Alternatives and similar repositories for thumbulator
Users that are interested in thumbulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fused: Full-System Simulation of Energy-Driven Computers☆18Apr 14, 2022Updated 4 years ago
- My amp pcbs☆11Jul 28, 2024Updated last year
- Fast IEEE754-single precision to string conversion routine.☆13Nov 4, 2023Updated 2 years ago
- A computer built as a cellular automation pattern☆16May 13, 2023Updated 3 years ago
- A set of benchmarks chosen to show the energy consumption of embedded devices under different conditions☆72Mar 30, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Basic programmable educational retro-minicomputer equipped with a MOS 6502☆17Feb 19, 2024Updated 2 years ago
- A fault-tolerant RDMA-based disaggregated key-value store with 1-RTT UPDATEs and GETs thanks to the SWARM replication protocol☆14Sep 25, 2024Updated last year
- Datapoint 2200 Schematics and Documents☆19Jun 6, 2025Updated last year
- ☆15May 8, 2025Updated last year
- PARSEC 3.0 benchmark suite☆13May 12, 2018Updated 8 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- rv8 benchmark suite☆25Jul 30, 2020Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- B compiler front end implemented using Flex+Bison+LLVM☆21Jan 21, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆27Apr 26, 2020Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 9 months ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆14Feb 10, 2026Updated 4 months ago
- ☆13May 21, 2020Updated 6 years ago
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆23May 16, 2023Updated 3 years ago
- Performance Application Programming Interface☆15Jul 19, 2013Updated 12 years ago
- CPU Emulator for ARMv7☆14Jun 7, 2022Updated 4 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated last year
- A macrospin simulation tool for nanoparticles☆12Dec 4, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Oct 31, 2025Updated 7 months ago
- ☆15Apr 3, 2020Updated 6 years ago
- Example blog for Cactus☆32Apr 12, 2016Updated 10 years ago
- Tutorial Material from the SST Team☆27Aug 5, 2025Updated 10 months ago
- NoC simulation using gem5 (a simple tul)☆15Mar 23, 2024Updated 2 years ago
- MNIST inference on i.MT RT1062 (Teensy 4.0) using TensorFlow Lite for Microcontrollers☆13May 30, 2020Updated 6 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆18Mar 3, 2026Updated 3 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆15Mar 23, 2022Updated 4 years ago
- Conda based Python distribution for the Raspberry Pi☆11Jul 16, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ARM Assembler Editor and Simulator written in C++ with QT5 and ANTLR 4.8☆16Jun 15, 2020Updated 6 years ago
- Trace Log Generation (CLI) on a target device or emulator : Generating context information of every instruction from a specific point (in…☆22Jan 16, 2017Updated 9 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- A 6502 emulator (library) written in assembly for ARM Cortex-M4☆50Jun 21, 2019Updated 6 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆11Jun 1, 2021Updated 5 years ago
- Main Repository for the SimBricks Modular Full-System Simulation Framework.☆176Updated this week