This is a demo for still image compression application
☆14Apr 14, 2018Updated 7 years ago
Alternatives and similar repositories for xdcom
Users that are interested in xdcom are comparing it to the libraries listed below
Sorting:
- A simple JPEG2000 hardware encoder☆24Sep 29, 2020Updated 5 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆16Jul 17, 2013Updated 12 years ago
- Image processing on FPGA using verilog☆26Dec 5, 2022Updated 3 years ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆11Sep 7, 2024Updated last year
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- JPEG Encoder Verilog☆80Oct 31, 2022Updated 3 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- Translates the DSD/DSF file into WAV file written in C for learning,☆11Feb 21, 2019Updated 7 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- This software pack enables developers to develop and deploy neural networks on MCU-based systems for building smart sensing applications.…☆16Jul 30, 2024Updated last year
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆19Feb 20, 2026Updated last week
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆13Aug 30, 2021Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 8 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- InnovateFPGA☆14Apr 30, 2018Updated 7 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- HiSilicon ip camera SoCs SystemRDL registers description☆12Oct 18, 2023Updated 2 years ago
- riscv64 opensbi baremetal☆11Jan 4, 2021Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago