kailiuXD / xdcomLinks
This is a demo for still image compression application
☆13Updated 7 years ago
Alternatives and similar repositories for xdcom
Users that are interested in xdcom are comparing it to the libraries listed below
Sorting:
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- ☆25Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- A simple JPEG2000 hardware encoder☆21Updated 4 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆36Updated 9 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆34Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆14Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago