kailiuXD / xdcomLinks
This is a demo for still image compression application
☆13Updated 7 years ago
Alternatives and similar repositories for xdcom
Users that are interested in xdcom are comparing it to the libraries listed below
Sorting:
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- Implementation of the PCIe physical layer☆47Updated last month
- JPEG Encoder Verilog☆77Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于 跨平台移植)☆48Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- round robin arbiter☆74Updated 11 years ago
- ☆31Updated 5 years ago
- AXI Interconnect☆51Updated 3 years ago
- ☆26Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- ☆36Updated 10 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- ☆72Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- H264视频解码verilog实现☆82Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆23Updated 6 months ago
- Sample UVM code for axi ram dut☆35Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆57Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago