Alternatives and similar repositories for matlab-imageprocess

Users that are interested in matlab-imageprocess are comparing it to the libraries listed below

• xhwhht / FPGA_Digital-modulation
  基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK
  ☆17Updated 4 years ago
• HeLiangHIT / polyphase_filter_prj
  哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。
  ☆79Updated 8 years ago
• ajackevic / ELEC5882
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆30Updated 3 years ago
• yugithub / OFDM-baseband
  Verilog实现OFDM基带
  ☆43Updated 9 years ago
• Lydaidai / The-car-base-on-FPGA
  开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…
  ☆14Updated 6 years ago
• JefferyLi0903 / MMC
  MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
  ☆21Updated 2 years ago
• MongooseOrion / Senses
  这里汇总了我在学习道路上的文档、代码、文件或推文。This is a collection of documents, code, files, or articles written by me.
  ☆10Updated 2 months ago
• lauchinyuan / FPGA_QPSK-modem
  A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
  ☆148Updated last year
• arun1993 / FPGA-Wireless-communication-blocks
  Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
  ☆22Updated 4 years ago
• Grootzz / AD9361_TX_GMSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK
  ☆15Updated 6 years ago
• lisliyongming / JESD204B
  通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结
  ☆23Updated 5 years ago
• JasonCarter92 / 16QAM-Transmitter-Reciever
  DSP University Project - Matlab, Simulations, and Verilog Files
  ☆11Updated 5 years ago
• ziruizhu / ofdm
  Toy OFDM Communication System with FPGA
  ☆12Updated 3 years ago
• rumengshanhe / ADPLL_base_Verilog
  基于Verilog实现的全数字锁相环
  ☆32Updated 3 years ago
• iChunyu / signal-process-demo
  数字信号处理学习记录
  ☆32Updated 2 years ago
• LHesperus / Radar-Signal-Generation-and-Processing-Experiment
  UESTC-雷达信号产生与处理的设计与验证
  ☆20Updated 6 years ago
• Grootzz / AD9361_TX_MSK
  A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
  ☆57Updated 6 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆22Updated 6 years ago
• Teddy-van-Jerry / sdr-psk-fpga
  Dual-Mode PSK Transceiver on SDR With FPGA
  ☆36Updated 7 months ago
• maxs-well / LMS-sound-filtering-by-Verilog
  LMS sound filtering by Verilog
  ☆39Updated 5 years ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19Updated 13 years ago
• hhping / LDPC_en-decoder
  LDPC编码解码matlab代码和Verilog代码及资料
  ☆46Updated 6 years ago
• DejavuAlex / 2FSK-2PSK-2DPSK-QPSK-code-and-decode
  用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调
  ☆40Updated 6 years ago
• Floral / Pose-Detection-of-MPU6050-Based-on-FPGA
  FPGA implementation of pose detection with Kalman filter. (verilog)
  ☆35Updated 3 years ago
• sainathiyer / Hardware-Implementation-of-Polar-Code-for-5G-Application-on-FPGA
  Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…
  ☆17Updated 3 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆49Updated 2 years ago
• biren15 / Design-and-Verification-of-LDPC-Decoder
  - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …
  ☆50Updated 7 years ago
• Hyacinth2333 / QC_LDPC-ECC
  NMS_decode
  ☆13Updated 4 years ago
• phthinh / OFDM_802_11
  IEEE 802.11 OFDM-based transceiver system
  ☆34Updated 7 years ago
• phthinh / OFDM_802_22
  ☆14Updated 7 years ago