oscourse-tsinghua / undergraduate-zwpu2019

Related projects: ⓘ

• tastynoob / ritter-soc
  a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
  ☆20Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆51Updated last year
• freecores / 8051
  8051 core
  ☆92Updated 10 years ago
• sunyata000 / PODES-M0O
  A VerilogHDL MCU Core based ARMv6 Cortex-M0
  ☆20Updated 4 years ago
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 5 years ago
• C-L-G / My_Opensource_AZPR_SOC
  根据最近看的一本书编写的对应RTL以及Testbench
  ☆18Updated 7 years ago
• verimake-team / SparkRoad-FPGA
  ☆14Updated 4 years ago
• redchenjs / wujian100_open
  平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
  ☆14Updated last year
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆36Updated 2 years ago
• cjhonlyone / picorv32_Xilinx
  A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz
  ☆66Updated 3 years ago
• ilg-archived / riscv-none-gcc
  The GNU MCU Eclipse RISC-V Embedded GCC
  ☆76Updated 4 years ago
• BAO-Rongxin / Intelligent-BLDC-driver
  The project includes codes, specification, presentation and other information.
  ☆25Updated 4 years ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆34Updated 2 weeks ago
• PulseRain / Reindeer_Step
  Reindeer Soft CPU for Step CYC10 FPGA board
  ☆25Updated 3 years ago
• yaozhaosh / e200_opensource
  The Ultra-Low Power RISC Core
  ☆15Updated 4 years ago
• caicaicai-ji / QSPI_FOR_SOC
  QSPI for SoC
  ☆15Updated 4 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆38Updated 10 years ago
• shalan / QSPI_XIP_CTRL_DMC
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆10Updated 3 years ago
• verimake-team / SparkRoad-V
  ☆60Updated 6 months ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆22Updated 11 months ago
• freecores / turbo8051
  turbo 8051
  ☆28Updated 7 years ago
• vfinotti / ahb3lite_dma
  DMA core compatible with AHB3-Lite
  ☆9Updated 5 years ago
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆119Updated 5 years ago
• www-asics-ws / usb2_dev
  USB 2.0 Device IP Core
  ☆49Updated 6 years ago
• open-dv / dma_axi
  ☆16Updated 5 years ago
• lulinchen / face_detect_open
  A Voila-Jones face detector hardware implementation
  ☆29Updated 5 years ago
• nucleisys / n200-doc
  Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php
  ☆25Updated 3 years ago
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆128Updated 2 months ago
• ultraembedded / fpga_test_soc
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆28Updated 4 years ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆33Updated 3 years ago