oscourse-tsinghua / undergraduate-zwpu2019Links
http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
☆12Updated 6 years ago
Alternatives and similar repositories for undergraduate-zwpu2019
Users that are interested in undergraduate-zwpu2019 are comparing it to the libraries listed below
Sorting:
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- The project includes codes, specification, presentation and other information.☆26Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆36Updated 6 years ago
- ☆64Updated 4 months ago
- TCP/IP controlled VPI JTAG Interface.