oscourse-tsinghua / undergraduate-zwpu2019Links
http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
☆12Updated 6 years ago
Alternatives and similar repositories for undergraduate-zwpu2019
Users that are interested in undergraduate-zwpu2019 are comparing it to the libraries listed below
Sorting:
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- LicheeTang 蜂鸟E203 Core☆197Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- 8051 core☆106Updated 11 years ago
- ☆21Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆160Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆19Updated last year
- ☆64Updated 6 months ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆187Updated 5 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆47Updated last week
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated this week
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆41Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 3 years ago
- Nuclei RISC-V Software Development Kit☆145Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- fpga based nes box☆21Updated 3 years ago