oscourse-tsinghua / undergraduate-zwpu2019Links
http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
☆12Updated 6 years ago
Alternatives and similar repositories for undergraduate-zwpu2019
Users that are interested in undergraduate-zwpu2019 are comparing it to the libraries listed below
Sorting:
- 8051 core☆109Updated 11 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆77Updated 4 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- OpenXuantie - OpenE906 Core☆148Updated last year
- Nuclei RISC-V Software Development Kit☆152Updated this week
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆22Updated 2 years ago
- OpenXuantie - OpenE902 Core☆163Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆167Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆64Updated 10 months ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog implementation of a RISC-V core☆133Updated 7 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- RISC-V RV32IMAFC Core for MCU☆40Updated 10 months ago
- turbo 8051☆29Updated 8 years ago
- A Voila-Jones face detector hardware implementation☆33Updated 7 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 4 years ago
- ☆22Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆146Updated last year
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- Cortex_m0软核源码,可以在FPGA上直接 跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Updated 4 years ago