oscourse-tsinghua / undergraduate-zwpu2019Links
http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019
☆12Updated 6 years ago
Alternatives and similar repositories for undergraduate-zwpu2019
Users that are interested in undergraduate-zwpu2019 are comparing it to the libraries listed below
Sorting:
- OpenXuantie - OpenE906 Core☆140Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- 8051 core☆107Updated 11 years ago
- ☆64Updated 8 months ago
- LicheeTang 蜂鸟E203 Core☆198Updated 6 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆164Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated 2 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆190Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 4 years ago
- Nuclei RISC-V Software Development Kit☆147Updated 2 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆111Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆21Updated 2 years ago
- RISC-V RV32IMAFC Core for MCU☆39Updated 8 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆105Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- AHB3-Lite Interconnect☆93Updated last year
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month