Building a simple oscilloscope using FPGA board and PCB.
☆21Dec 30, 2020Updated 5 years ago
Alternatives and similar repositories for FPGA-Oscilloscope
Users that are interested in FPGA-Oscilloscope are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- C SQ-Scanner-based project analyzed on SonarCloud using Travis☆13Apr 4, 2022Updated 4 years ago
- The API for UAV by PowerVision☆10Jan 11, 2018Updated 8 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆29Dec 29, 2018Updated 7 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- ☆21Oct 16, 2018Updated 7 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- L3 R3: AGM RISC-V +CPLD/FPGA MCU (AG32VH407/AG32VF407/AG32VF303)☆13Nov 3, 2024Updated last year
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- ☆15Aug 30, 2022Updated 3 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- USB Key AVR ISP Programmer, based on USBasp☆37Jul 17, 2013Updated 12 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- Educational collection of LLVM obfuscation passes. (Feel free to use it for your course)☆34Apr 22, 2026Updated last week
- JTAG debugging support for Allwinner SoCs☆10Mar 4, 2026Updated 2 months ago
- Library to build AndroidAuto headunit emulator☆15Dec 4, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆33Mar 23, 2024Updated 2 years ago
- 从Docker官方Ubuntu镜像，定制中国地区使用的对应镜像。☆13Jan 13, 2021Updated 5 years ago
- ☆10Jun 24, 2020Updated 5 years ago
- ☆10Feb 3, 2025Updated last year
- ☆17Mar 26, 2026Updated last month
- Bunnymark benchmark for Love2D☆13Jan 26, 2022Updated 4 years ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 3 months ago
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 5 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Exemplary LLVM function pass implementing Control Flow Flattening.☆17May 2, 2018Updated 8 years ago
- GPL marvell drivers for 88W8987☆11Jun 30, 2022Updated 3 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- MangoPI MQ-Quad board Linux (Allwinner H616)☆12Apr 6, 2023Updated 3 years ago
- ☆14Mar 1, 2022Updated 4 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago