Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course
☆18Apr 20, 2026Updated 4 months ago
Alternatives and similar repositories for ComputerArchitectureForAI_Slides_DrSparshMittal
Users that are interested in ComputerArchitectureForAI_Slides_DrSparshMittal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated last year
- ☆23Feb 22, 2020Updated 6 years ago
- ☆11May 30, 2024Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 8 months ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Updated this week
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago
- SPICE Station AI — releases☆42Aug 6, 2026Updated 3 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 7 months ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 6 months ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 5 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆158Aug 21, 2026Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆51Jul 11, 2025Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Course material for Purdue ECE57000 Artificial Intelligence☆16Nov 8, 2018Updated 7 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆89May 2, 2021Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 8 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- A game of life🔬 simulator on an infinite♾️ plane☆16Oct 15, 2021Updated 4 years ago
- An inhouse RISC-V 32-bits CPU☆21Feb 12, 2026Updated 6 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- A place to keep my synthesizable verilog examples.☆59May 19, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- This repository consists of all chipdev.io practice questions☆30Oct 11, 2023Updated 2 years ago
- ☆17Updated this week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆14Aug 26, 2024Updated 2 years ago
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 6 years ago
- Modular Graphical Simulator for Teaching Microprogramming☆13Dec 16, 2024Updated last year